

Integrated circuits

Supplement to Book IC11 1988

**Linear Products** 



•		

# LINEAR PRODUCTS

pac	je
tion guide merical index	5
ral	
pe designation	9
ting systems	11
ndling MOS devices	13
e data	17
ige information	
ckage outlines	)3
ldering	11

SELECTION GUIDE

Numerical index



# **NUMERICAL INDEX**

type number	description	package code	page
SAA1027	stepping motor drive	DIL-16; SOT-38A	17
SAA1029	universal industrial logic and interface	DIL-16; SOT-38	23
TCA520B	operational amplifier	DIL-8; SOT-97	31
TCA520D	operational amplifier	SO-8; SOT-96A	31
TDA1023	proportional-control triac triggering	DIL-16; SOT-38	37
TDA1060	control circuit for SMPS	DIL-16; SOT-38	51
TDA1060A	control circuit for SMPS	DIL-16; SOT-38	51
TDA1060B	control circuit for SMPS	DIL-16; SOT-74	51
TDA1060T	control circuit for SMPS	SO-16; SOT-109A	51
TDB1080	IF limiting amplifier, FM detector		
	and audio amplifier	DIL-16; SOT-38	67
TEA1017	13-bit series-parallel converter	DIL-18; SOT-102H	73
TEA1039	control circuit for SMPS	SIL-9; SOT-110B	81
TEA5500	coded locking circuit for security systems	DIL-16; SOT-38	93

GENERAL
Type designation
Rating systems
Handling MOS devices

# PRO ELECTRON TYPE DESIGNATION CODE FOR INTEGRATED CIRCUITS

This type nomenclature applies to semiconductor monolithic, semiconductor multi-chip, thin-film, thick-film and hybrid integrated circuits.

A basic type number consists of:

THREE LETTERS FOLLOWED BY A SERIAL NUMBER

#### FIRST AND SECOND LETTER

1. DIGITAL FAMILY CIRCUITS

The FIRST TWO LETTERS identify the FAMILY (see note 1).

2. SOLITARY CIRCUITS

The FIRST LETTER divides the solitary circuits into:

S: Solitary digital circuits

T: Analogue circuits

U: Mixed analogue/digital circuits

The SECOND LETTER is a serial letter without any further significance except 'H' which stands for hybrid circuits (see note 3).

3. MICROPROCESSORS

The FIRST TWO LETTERS identify microprocessors and correlated circuits as follows:

... Microcomputer

Central processing unit

MB : Slice processor (see note 2)

MD: Correlated memories

ME: Other correlated circuits (interface, clock, peripheral controller, etc.)

4. CHARGE-TRANSFER DEVICES AND SWITCHED CAPACITORS

The FIRST TWO LETTERS identify the following:

NH: Hybrid circuits
NL: Logic circuits
NM: Memories

NS: Analogue signal processing, using switched capacitors

NT: Analogue signal processing, using CTDs

NX: Imaging devices

NY: Other correlated circuits

#### Notes

- A logic family is an assembly of digital circuits designed to be interconnected and defined by its basic electrical characteristics (such as: supply voltage, power consumption, propagation delay, noise immunity).
- 2. By 'slice processor' is meant: a functional slice of microprocessor.
- 3. The first letter 'S' should be used for all solitary memories, to which, in the event of hybrids, the second letter 'H' should be added (e.g. SH for Bubble-memories).

# TYPE DESIGNATION

#### THIRD LETTER

It indicates the operating ambient temperature range.

The letters A to G give information about the temperature:

A: temperature range not specified

B: 0 to + 70 °C

C: -55 to + 125 °C

D:  $-25 \text{ to } + 70 \text{ }^{\circ}\text{C}$ E:  $-25 \text{ to } + 85 \text{ }^{\circ}\text{C}$ 

F: -40 to +85 °C

G: -55 to +85 °C

If a circuit is published for another temperature range, the letter indicating a narrower temperature range may be used or the letter 'A'.

Example: the range 0 to + 75 °C can be indicated by 'B' or 'A'.

#### **SERIAL NUMBER**

This may be either a 4-digit number assigned by Pro Electron, or the serial number (which may be a combination of figures and letters) of an existing company type designation of the manufacturer.

To the basic type number may be added:

#### A VERSION LETTER

Indicates a minor variant of the basic type or the package. Except for 'Z', which means customized wiring, the letter has no fixed meaning. The following letters are recommended for package variants:

C: for cylindrical

D: for ceramic DIL

F: for flat pack

L: for chip on tape P: for plastic DIL

Q: for QIL

T: for miniature plastic (mini-pack)

U: for uncased chip

Alternatively a TWO LETTER SUFFIX may be used instead of a single package version letter, if the manufacturer (sponsor) wishes to give more information.

FIRST LETTER: General shape

SECOND LETTER: Material

C : Cylindrical C : Metal-ceramic

D: Dual-in-line (DIL) G: Glass-ceramic (cerdip)

E: Power DIL (with external heatsink) M: Metal
F: Flat (leads on 2 sides) P: Plastic

G: Flat (leads on 4 sides) K: Diamond (TO-3 family)

M: Multiple-in-line (except Dual-, Triple-, Quadruple-in-line)

Q: Quadruple-in-line (QIL)

R: Power QIL (with external heatsink)

S : Single-in-line

T: Triple-in-line

W: Lead chip-carrier (LCC)

X: Leadless chip-carrier (LLCC)

Y: Pin grid array (PGA)

A hyphen precedes the suffix to avoid confusion with a version letter.

# RATING SYSTEMS

The rating systems described are those recommended by the International Electrotechnical Commission (IEC) in its Publication 134.

#### **DEFINITIONS OF TERMS USED**

Electronic device. An electronic tube or valve, transistor or other semiconductor device.

Note

This definition excludes inductors, capacitors, resistors and similar components.

Characteristic. A characteristic is an inherent and measurable property of a device. Such a property may be electrical, mechanical, thermal, hydraulic, electro-magnetic, or nuclear, and can be expressed as a value for stated or recognized conditions. A characteristic may also be a set of related values, usually shown in graphical form.

Bogey electronic device. An electronic device whose characteristics have the published nominal values for the type. A bogey electronic device for any particular application can be obtained by considering only those characteristics which are directly related to the application.

Rating. A value which establishes either a limiting capability or a limiting condition for an electronic device. It is determined for specified values of environment and operation, and may be stated in any suitable terms.

Note

Limiting conditions may be either maxima or minima.

Rating system. The set of principles upon which ratings are established and which determine their interpretation.

Note

The rating system indicates the division of responsibility between the device manufacturer and the circuit designer, with the object of ensuring that the working conditions do not exceed the ratings.

#### ABSOLUTE MAXIMUM RATING SYSTEM

Absolute maximum ratings are limiting values of operating and environmental conditions applicable to any electronic device of a specified type as defined by its published data, which should not be exceeded under the worst probable conditions.

These values are chosen by the device manufacturer to provide acceptable serviceability of the device, taking no responsibility for equipment variations, environmental variations, and the effects of changes in operating conditions due to variations in the characteristics of the device under consideration and of all other electronic devices in the equipment.

The equipment manufacturer should design so that, initially and throughout life, no absolute maximum value for the intended service is exceeded with any device under the worst probable operating conditions with respect to supply voltage variation, equipment component variation, equipment control adjustment, load variations, signal variation, environmental conditions, and variations in characteristics of the device under consideration and of all other electronic devices in the equipment.

# RATING SYSTEMS

#### **DESIGN MAXIMUM RATING SYSTEM**

Design maximum ratings are limiting values of operating and environmental conditions applicable to a bogey electronic device of a specified type as defined by its published data, and should not be exceeded under the worst probable conditions.

These values are chosen by the device manufacturer to provide acceptable serviceability of the device, taking responsibility for the effects of changes in operating conditions due to variations in the characteristics of the electronic device under consideration.

The equipment manufacturer should design so that, initially and throughout life, no design maximum value for the intended service is exceeded with a bogey device under the worst probable operating conditions with respect to supply voltage variation, equipment component variation, variation in characteristics of all other devices in the equipment, equipment control adjustment, load variation, signal variation and environmental conditions.

## **DESIGN CENTRE RATING SYSTEM**

Design centre ratings are limiting values of operating and environmental conditions applicable to a bogey electronic device of a specified type as defined by its published data, and should not be exceeded under normal conditions.

These values are chosen by the device manufacturer to provide acceptable serviceability of the device in average applications, taking responsibility for normal changes in operating conditions due to rated supply voltage variation, equipment component variation, equipment control adjustment, load variation, signal variation, environmental conditions, and variations in the characteristics of all electronic devices.

The equipment manufacturer should design so that, initially, no design centre value for the intended service is exceeded with a bogey electronic device in equipment operating at the stated normal supply voltage.

#### HANDLING MOS DEVICES

Though all our MOS integrated circuits incorporate protection against electrostatic discharges, they can nevertheless be damaged by accidental over-voltages. In storing and handling them, the following precautions are recommended.

#### Caution

Testing or handling and mounting call for special attention to personal safety. Personnel handling MOS devices should normally be connected to ground via a resistor.

## Storage and transport

Store and transport the circuits in their original packing. Alternatively, use may be made of a conductive material or special IC carrier that either short-circuits all leads or insulates them from external contact.

## Testing or handling

Work on a conductive surface (e.g. metal table top) when testing the circuits or transferring them from one carrier to another. Electrically connect the person doing the testing or handling to the conductive surface, for example by a metal bracelet and a conductive cord or chain. Connect all testing and handling equipment to the same surface.

Signals should not be applied to the inputs while the device power supply is off. All unused input leads should be connected to either the supply voltage or ground.

#### Mounting

Mount MOS integrated circuits on printed circuit boards after all other components have been mounted. Take care that the circuits themselves, metal parts of the board, mounting tools, and the person doing the mounting are kept at the same electric (ground) potential. If it is impossible to ground the printed-circuit board the person mounting the circuits should touch the board before bringing MOS circuits into contact with it.

#### Soldering

Soldering iron tips, including those of low-voltage irons, or soldering baths should also be kept at the same potential as the MOS circuits and the board.

## Static charges

Dress personnel in clothing of non-electrostatic material (no wool, silk or synthetic fibres). After the MOS circuits have been mounted on the board proper handling precautions should still be observed. Until the sub-assemblies are inserted into a complete system in which the proper voltages are supplied, the board is no more than an extension of the leads of the devices mounted on the board. To prevent static charges from being transmitted through the board wiring to the device it is recommended that conductive clips or conductive tape be put on the circuit board terminals.

#### Transient voltages

To prevent permanent damage due to transient voltages, do not insert or remove MOS devices, or printed-circuit boards with MOS devices, from test sockets or systems with power on.

## Voltage surges

Beware of voltage surges due to switching electrical equipment on or off, relays and d.c. lines.

# **DEVICE DATA**



# STEPPING MOTOR DRIVE CIRCUIT

## **GENERAL DESCRIPTION**

The SAA1027 is a bipolar integrated circuit intended for driving a four-phase two-stator motor. The circuit consists of a bidirectional four-state counter and a code converter to drive the four outputs in the sequence required for driving a stepping motor.

## **Features**

- High noise immunity inputs
- Clockwise and counter-clockwise operation
- Reset facility
- High output current
- Outputs protected against damage by overshoot.

## QUICK REFERENCE DATA

Supply voltage range	V <sub>CC</sub>	9,5	to 18 V
Supply current, unloaded	Icc	typ.	4,5 mA
Input voltage, all inputs HIGH	V <sub>IH</sub>	min.	7,5 V
LOW	$v_{IL}$	max.	4,5 V
Input current, all inputs, LOW	IIL	typ.	30 μΑ
Output current LOW	lOL	max.	500 mA
Operating ambient temperature range	$T_{amb}$	<b>-20</b> 1	to + 70 °C

## **PACKAGE OUTLINE**

16-lead DIL; plastic (SOT-38A).




Fig. 1 Block diagram. The blocks marked HNIL/CML are high noise immunity input stages, the block marked CTR2 is a bidirectional synchronous 2-bit (4-state) counter and the block marked X/Y is a code converter. C is the count input, M the mode input to select forward or reverse counting and R is the reset input which resets the counter to content zero.




Fig. 2 Pinning diagram.

М	N	N	I	IG	
		1			

1	n.c.	not connected
2	R	reset input
3	M	mode input
4	RX	external resistor
5	$v_{EE1}$	ground
6	Q1	output 1
7	n.c.	not connected
8	Q2	output 2
9	Q3	output 3
10	n.c.	not connected
11	Q4	output 4
12	$V_{EE2}$	ground
13	V <sub>CC2</sub>	positive supply
14	V <sub>CC1</sub>	positive supply
15	С	count input
16	n.c.	not connected

## **FUNCTIONAL DESCRIPTION**

## Count input C (pin 15)

The outputs change state after each L to H signal transition at the count input.

#### Mode input M (pin 3)

With the mode input the sequence of output signals, and hence the direction of rotation of the stepping motor, can be chosen, as shown in the following table.

counting		N	/I = L			М	= H	
sequence	Ω1	Q2	<b>Q</b> 3	Q4	Q1	Ω2	<b>Q</b> 3	Q4
0	L	Н	L	Н	L	Н	L	Н
1	Н	L	L	Н	L	Н	Н	L
2	н	L	Н	L	Н	L	Н	L
3	L	Н	Н	L	Н	L	L	Н
0	L	Н	L	Н	L	н	L	Н
1				1	1			l .

## Reset input R (pin 2)

A LOW level at the R input resets the counter to content zero. The outputs take on the levels shown in the upper and lower line of the table above.

If this facility is not used the R input should be connected to the supply.

## External resistor pin RX (pin 4)

The external resistor R4 connected to RX sets the base current of the output transistors. Its value has to be chosen in accordance with the required output current (see Fig. 5).

## Outputs Q1 to Q4 (pins 6, 8, 9 and 11)

The circuit has open-collector outputs. To prevent damage by an overshooting output voltage the outputs are protected by diodes connected to  $V_{CC2}$ , pin 13. High output currents mainly determine the total power dissipation, see Fig. 3.

# **RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)


Supply voltage, d.c.	V <sub>CC1</sub> ; V <sub>CC2</sub>	max.	18	٧
Input voltage, all inputs	$V_{\mathbf{I}}$	max.	18	V
Current into pin 4	IRX	max.	120	mΑ
Output current	lor	max.	500	mΑ
Power dissipation	P <sub>tot</sub>	see Fig.	4	
Storage temperature range	$T_{stg}$	40 to	+ 125	οС
Operating ambient temperature range	T <sub>amb</sub>	<b>-20</b> 1	to + 70	οС

# **CHARACTERISTICS**

 $V_{CC}$  = 9,5 to 18 V;  $V_{EE}$  = 0 V;  $T_{amb}$  = -20 to 70 °C unless otherwise specified.

parameter	symbol	min.	typ.	max.	unit
Supply V <sub>CC1</sub> and V <sub>CC2</sub> (pins 14 and 13)					
Supply current at V <sub>CC1</sub> = 12 V; unloaded; all inputs HIGH; pin 4 open	¹cc	2	4,5	6,5	mA
Inputs C, M and R (pins 15, 3 and 2)					
Input voltage					
HIGH	VIH	7,5			V
LOW	VIL	_	_	4,5	V
Input current					
HIGH	ин	_	1		μΑ
LOW	-IIL	_	30		μА
External resistor pin RX (pin 4)					
Voltage at RX at $V_{CC}$ = 12 V ± 15%; R4 = 130 $\Omega$ ± 5%	V <sub>RX</sub>	3	, <del></del> -	4,5	v
Outputs Q1 to Q4					
Output voltage LOW					
at I <sub>OL</sub> = 350 mA	VOL	_	500	1000	mV
at I <sub>OL</sub> = 500 mA	V <sub>OL</sub>	_	700		mV
Output current					
LOW	loL			500*	mA
HIGH at V <sub>Q</sub> = 18 V	-Гон			50	μΑ

<sup>\*</sup> See Figs 3 and 4.






Fig. 3 Total power dissipation  $P_{tot}$  as a function of output current  $I_{OL}$ .

Fig. 4 Power derating curve.




Fig. 5 Current  $I_{RX}$  into RX and voltage  $V_{RX}$  on RX as a function of required output current  $I_{OL}$ .




Fig. 6 Typical application of the SAA1027 as a stepping motor driver.

# UNIVERSAL INDUSTRIAL LOGIC AND INTERFACE CIRCUIT

#### GENERAL DESCRIPTION

The SAA1029 is a universal bipolar logic and interface IC with high noise immunity and operational stability for industrial control applications. The most fundamental industrial control functions can be accomplished with only one SAA1029 IC. Figure 1 shows the logic configuration.

#### The IC comprises.

- (1) Gate 1: 4-input AND gate with 1 inverted input,
- (2) Gate 2: 3-input AND gate with 1 inverted input and adjustable propagation delay,
- (3) Gate 3: 2-input AND gate with 1 inverted input.

The SAA1029 can be used as direct interface with LOCMOS (CMOS) ICs for realizing more complex functions. Therefore, the output signal can be limited to the voltage level of the common output clamping pin Z.

The propagation delay of NAND gate 2 is adjustable from microseconds to seconds by using an external capacitor at pin C. This makes it possible to adapt the control frequency limits to the system, so the optimum dynamic noise immunity can be achieved.

All the static and dynamic circuit values (including the output voltage) are independent of the supply voltage over a wide operating range. This allows the use of a simple unstabilized power supply.

The output is held to the LOW state automatically during switching on the power supply, so a special reset pulse can be omitted.

## **Features**

- Simple realization of the basic industrial control functions (logic functions, timing functions, memory functions).
- High dynamic and static noise immunity.
- High operation stability.
- Short-circuit protection of inputs and outputs to both VEE and VCC.
- Wide supply voltage range, so a simple power supply can be used.
- Wire interruption results in a safe input LOW state.
- LOCMOS (CMOS) compatible.

#### QUICK REFERENCE DATA

Supply voltage range $V_{CC} = 14 \text{ to } 31,2 \text{ V}$ Operating ambient temperature range $T_{amb} = -30 \text{ to } + 85 ^{\circ}\text{C}$ Input voltage HIGH $V_{IH} = 6,5 \text{ to } 44 \text{ V}$ Output voltage HIGH (without clamping) $V_{OH} = 13 \text{ to } 30 \text{ V}$ Output voltage HIGH (with clamping at pin Z) $V_{OH} = 2,0 \text{ to } (V_{CC} - 0,7) \text{ V}$ Input current $I_{I} = \max  10 \text{ mA}$ Quiescent supply current $I_{CC} = \text{typ.}  7,8 \text{ mA}$				
Input voltage HIGH VIH 6,5 to 44 V  Output voltage HIGH (without clamping) VOH 13 to 30 V  Output voltage HIGH (with clamping at pin Z) VOH 2,0 to (VCC -0,7) V  Input current II max. 10 mA	Supply voltage range	V <sub>CC</sub>	1.	4 to 31,2 V
Output voltage HIGH (without clamping)  VOH  13 to 30 V  Output voltage HIGH (with clamping at pin Z)  Input current  I max. 10 mA	Operating ambient temperature range	$T_{amb}$	-30	0 to +85 °C
Output voltage HIGH (with clamping at pin Z)  Input current  VOH  2,0 to (V <sub>CC</sub> -0,7) V  Input current  I max. 10 mA	Input voltage HIGH	$v_{IH}$	(	6,5 to 44 V
Input current I <sub>I</sub> max. 10 mA	Output voltage HIGH (without clamping)	$v_OH$		13 to 30 V
	Output voltage HIGH (with clamping at pin Z)	$v_OH$	2,0 to (V <sub>0</sub>	<sub>CC</sub> 0,7) V
Quiescent supply current I <sub>CC</sub> typ. 7,8 mA	Input current	lį	max.	10 mA
	Quiescent supply current	<sup>1</sup> cc	typ.	7,8 mA

## **PACKAGE OUTLINE**

16-lead DIL: plastic (SOT-38).




Fig. 1 Logic diagram.

# Logic equations:

$$O_1 = \overline{I}_{11} \cdot I_{12} \cdot I_{13} \cdot I_{14}$$
 $O_2 = \overline{I}_{21} \cdot I_{22} \cdot I_{23}$ 

$$O_3 = \overline{I_{31}} \cdot I_{32}$$




Fig. 2 Pinning diagram.

#### **RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

```
Supply voltage range
                                                                       V<sub>CC</sub>
                                                                                                 0 \text{ to} + 35 \text{ V}
Input voltage (independent of V<sub>CC</sub>)
                                                                       ۷ι
                                                                                            -0,15 to +44 V
Output clamping voltage (pin 14)
                                                                       v_z
                                                                                                 0 to +35 V
Voltage at any output (pins 12, 13 and 15)
  pin 14 (Z) open
                                                                                            -0,15 to V<sub>CC</sub> V
                                                                       ٧o
                                                                                   max.
  pin 14 (Z) at V7
                                                                       V٥
                                                                                   or V_{CC} if V_{CC} < V_Z
Current into any input
                                                                       ± 11
                                                                                   max.
                                                                                                         10 mA
  t_D = 0.5 \ \mu s; \delta = 0.1\% (peak value)
                                                                       ± I<sub>I</sub>M
                                                                                   max.
                                                                                                        100 mA
Sum of input currents
                                                                       \Sigma I_1
                                                                                              -90 to +10 mA
  t_D = 0.5 \,\mu s; \delta = 0.1\% (peak value)
                                                                       \Sigma I_{IM}
                                                                                           -900 \text{ to} + 300 \text{ mA}
External applied current at any output (pins 12, 13 and 15)
  pin 14 (Z) open
                                                                       ± In
                                                                                   max.
                                                                                                         30 mA
                                                                                                        500 mA
  t_D = 0.5 \,\mu s; \delta = 0.1\% (peak value)
                                                                       ± IOM
                                                                                   max.
External applied current at any output (pins 12, 13 and 15)
  pin 14 (Z) at V7
                                                                                              -30 to +10 mA
  d.c.
                                                                       10
  t_D = 0.5 \,\mu s; \delta = 0.1\% (peak value)
                                                                                           -500 to + 100 mA
                                                                       10
                                                                       ٧c
                                                                                             -0.15 to +6 V
Voltage at pin 7 (C)
                                                                       any value
External capacitor at pin 7 (C)
Short-circuit of outputs (pins 12, 13 and 15)
  pin 14 (Z) open
                                                                       allowed to V<sub>CC</sub> and V<sub>EE</sub> (0 V)
                                                                       allowed only to VEE (0 V)
  at V_Z < V_{CC}
Total power dissipation (see also Fig. 3)
  at T<sub>amb</sub> = 50 °C; continuous
                                                                        Ptot
                                                                                                      1100 mW
                                                                                   max.
   at T<sub>amb</sub> = 65 °C; max. 1000 hours
                                                                        Ptot
                                                                                                      1100 mW
                                                                                   max.
                                                                                             -40 to +150 °C
Storage temperature range
                                                                        \mathsf{T}_{\mathsf{stq}}
```




Fig. 3 Power derating curves;  $R_{th i-a} = 70 \text{ K/W}$ .

CHARACTERISTICS

	At $T_{amb}$ = $-30$ to + 85 $^{o}$ C; $T_{j}$ $\leq$ 125 $^{o}$ C; $V_{CC}$ = 14 to 31,2 V; unless otherwise specified	C; $V_{CC} = 14$ to 31,2 V; unless oth	erwise specified				
	parameter	conditions	symbol	min.	typ.	max.	unit
	Supply voltage		22/	14	24	31,2	>
	Quiescent supply current		သ		8′2	ı	mA
1		$V_{CC} = 31 \text{ V}$ ; $T_{amb} = 25 ^{0}$ C	100	ı	ı	12,2	mA
	Quiescent current ratio	$ CC_1  =  CC $ at $T_j = 125$ $^{\circ}C$ $ CC_2  =  CC $ at $T_j = 25$ $^{\circ}C$	1001	ı	29'0	ı	
-	Input voltage LOW	,	VIL		1	2	>
	Input voltage HIGH		ν,	6,5	ı	. 1	>
			HI <sub>2</sub>	6,55	t	I	>
	Input current LOW		-11	ı	ı	100	μА
			-11	1	ı	95	μА
	Input current HIGH		<u> </u>	300	ı	1	μА
	Rate of change of input signal		dV/dt	က	ı	I	N/ms
	Input current*	$V_{\parallel} = 1 \text{ V}$	<del>-</del>	I		120	μА
		V <sub>I</sub> = 35 V	_	ı	ı	280	μА
	Output clamping voltage*	$V_Z = V_{CC} - 1 V$	۸z	ı	ı	30	>
	Output voltage without clamping (pin 14 open)* non-inverting input: V <sub>1</sub> = 5,1 V	V <sub>CC</sub> = 14 V					
	MOT	l <sub>O</sub> = 1,32 mA l <sub>O</sub> = 2,91 mA	Vol Vol	1 1	i i	1,5	>>
	нівн	-10 = 5 mA	<sub>V</sub> он	V <sub>CC</sub> -1,4	ı	1	>
	Output voltage with clamping (pin 14 at $V_Z$ )*	$V_{CC} = 31,2 \text{ V}$ $V_{Z} < V_{CC} - 1 \text{ V}$					
	row	l <sub>0</sub> = 1,32 mA l <sub>0</sub> = 1,91 mA	Vol Vol	1 1	1 1	- 1,5	>>
				T			

\* At  $T_{amb}$  = 25  $^{o}$ C;  $V_{CC}$  = 24  $^{v}$ ; unless otherwise specified.

parameter	conditions	symbol	min.	typ.	max.	unit
нвн	l <sub>0</sub> = 0 mA	нол	(V <sub>2</sub> -0,475)	-	(V <sub>Z</sub> + 0,225)	^
	-l <sub>0</sub> = 1 mA	V <sub>ОН</sub>	$(V_Z - 0,455)$	ı	$(V_Z + 0,12)$	>
	-1 <sub>0</sub> = 3 mA	МОН	$(V_Z - 0,41)$	ı	$(V_{Z} + 0.055)$	>
Output short-circuit current*						
LOW-signal	output at V <sub>CC</sub>	lOscL	2,95	ı	9′6	шĄ
HIGH-signal	output at VEE (0 V)	-IOscH	10,1	1	21,9	шĄ
Capacitor charging current*		၂	ı	30	ı	μĄ
Propagation delays*		-				
gates 1, 2 and 3						
HIGH to LOW		tPHL	1	3,5	1	sπ
LOW to HIGH	C = 0 (at gate 2)	tРLН	ı	3,5	ı	sπ
gate 2						
HIGH to LOW	C = 47 nF ± 1%	tPHL	1,85	ı	5,2	ms E
LOW to HIGH	Rinsulation $>$ 100 M $\Omega$	tPLH	7,5	ı	14	SШ

 $^*$  At  $T_{amb}$  = 25 °C; Vcc = 24 V; unless otherwise specified.

CHARACTERISTICS (worst case conditions)

At $I_{j} = +125$ to +140 °C; maximum 1000 nours	1000 hours					
parameter	conditions	symbol	min.	typ.	max.	unit
Input voltage LOW		VIL	ı	l	5	>
Input voltage HIGH		HI,	6,55	1	1	>
Input current	$V_1 = 1 \text{ to } 44 \text{ V}$		95	ı	300	μĄ
Change of input current overdrive of other inputs $\Sigma(-I_1) < 10 \text{ mA}$	V <sub>I</sub> < V <sub>CC</sub> -1 V V <sub>I</sub> > V <sub>CC</sub> -1 V	77	1 1	1 1	120 158	r A r A
overdrive of other inputs $\Sigma(-I_1) < 90 \text{ mA}$	$V_1 < V_{CC} - 1 V$ $V_1 > V_{CC} - 1 V$	12 12	1 1	1 1	280 320	r A A
Input voltage by current overdrive	$\Sigma(-i_1) = 10 \text{ mA}$	>	46	1	92	>
Output voltage without clamping (pin 14 open)	1 <sub>0L</sub> ≤ 0,095 mA	Vol	1	ı	96,0	> :
	l <sub>OL</sub> = 0,095 to 1 mA l <sub>OL</sub> = 1 to 2,5 V	\ \ \ \	1 1	1 1	ا تر	>>
нВн	-l0H ≤ 5 mA	ло <sub>Ч</sub>	V <sub>CC</sub> -1,5	1	ı	>
Output voltage with clamping (pin 14 at V <sub>Z</sub> ) HIGH	$V_Z = 2.5$ to $V_{CC} - 1 \text{ V}$ $I_{OH} = 0 \text{ mA}$	Мон	(8,0-ZV)	1	(V <sub>2</sub> + 0,245)	> :
	10H = 1 mA	HOX	(V2 -0,5)	1 1	(V2 + 0,15) V2	> >
	10H = 0 mA; Vz = 0 V	5. 5.	7.	ı	0,75	>
Output short-circuit current LOW-signal	output at VCC	lOscL	. 1	1	-1	шĄ
HIGH-signal	output at VEE (0 V)	-l0scH	വ	ı	28,5	шĄ
HIGH-signal	$\int$ output at VEE (0 V) $\int T_j = 140 \text{ oC}$	Hosol—	l	l	10	МA

parameter	conditions	symbol	min.	typ.	max.	unit
Current out of pin 14 (Z)	-l <sub>0</sub> ≤ 3 mA	Z -	1	I	2,2	A A
when currents are forced into outputs	$\Sigma_{10} = (1_{01} + 1_{02} + 1_{03})$	Z -	210	ı	1	mA
Current into pin 14 (Z) when inputs are set for output to be LOW	-l <sub>0</sub> = 30 mA; V <sub>0</sub> ≤ V <sub>EE</sub>	21	ı	ı	300	μĄ
Supply current change	input and/or output voltages are negative with respect to VEE	ΔlCCmax	 	  (0,3 × 11 <sub>0</sub> 1) + (1 <sub>0</sub> 55 × 11 <sub>0</sub> 1)	(101)	Ψ
Propagation delays gates 1 and 3 HIGH to LOW LOW to HIGH		tPHL tPLH	<del></del>	1 1	7 7	s n
gate 2 HIGH to LOW LOW to HIGH	without capacitor	ФН. ФLН	0,1 0,3	1 1	4 9	ns hs
HIGH to LOW LOW to HIGH	with capacitor; C in $\mu  extsf{F}$	tPHL tPLH	38 × C 142 × C	1 1	113 × C 334 × C	sri rrs
Voltage spikes output LOW	see note 1	VOL	I	I	2	>

Note to the characteristics

1.  $V_{CC}$  rising from 0 to 14 V; all inputs open; internally it is guaranteed that the input threshold voltage  $V_{LL} > V_{OL}$ .

# **APPLICATION INFORMATION**

The following figures (Figs 4 to 11) give some examples of the basic industrial control functions.




Fig. 4 OR function.




Fig. 8 Monostable flip-flop; for C = 4,7  $\mu$ F, 1 s no reaction.




Fig. 5 EXCLUSIVE-OR function.




Fig. 9 Start delay function.




Fig. 6 Delayed memory; reset is dominating.




Fig. 10 Decay delay function.




Fig. 7 Delayed memory; set is dominating.




Fig. 11 Square-wave oscillator.

# **OPERATIONAL AMPLIFIER**

## **GENERAL DESCRIPTION**

The TCA520 is a bipolar integrated operational amplifier primarily intended for low-power, low-voltage applications and as a comparator in digital systems.

## **Features**

- Wide supply voltage range
- Low supply voltage operation
- Low power consumption
- Low input bias current
- Offset compensation facility
- Frequency compensation facility
- High slew rate
- Large output voltage swing
- TTL compatible output

## **QUICK REFERENCE DATA**

Supply voltage range	Vcc		2 to 20	V
Supply current	Icc	typ.	0,8	mA
Input bias current	IIВ	typ.	60	nA
Output voltage range	٧a	0,1 to	V <sub>CC</sub> -0,1	V
D.C. differential voltage amplification	$A_{VD}$	typ.	15 000	
Slew rate	SVOAV	typ.	25	V/μs
Operating ambient temperature range	$T_{amb}$	-2	!5 to + 85	оС

## **PACKAGE OUTLINES**

TCA520B: 8-lead DIL; plastic (SOT-97).

TCA520D: 8-lead mini-pack; plastic (SO-8; SOT-96A).




Fig. 1 Circuit diagram.




Fig. 2 Pinning diagram.

# **RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage, d.c.	V <sub>CC</sub>	max. 22 V
Input voltage	ν <sub>Ι</sub> -ν <sub>Ι</sub>	$\begin{array}{lll} \text{max.} & \text{V}_{\text{CC}} \; \text{V} \\ \text{max.} & \text{0} \; \text{V} \end{array}$
Differential input voltage	± V <sub>ID</sub>	max. 2 V <b>←</b>
Power dissipation at T <sub>amb</sub> = 85 °C	P <sub>tot</sub>	max. 200 mW
Storage temperature range	$T_{stg}$	-55 to + 125 °C
Operating ambient temperature range	T <sub>amb</sub>	$-25 \text{ to} + 85 ^{\circ}\text{C}$

# **CHARACTERISTICS**

 $V_{CC}$  = 5 V;  $V_{EE}$  = 0 V;  $T_{amb}$  = 25 °C;  $R_L$  from Q to  $V_{CC}$  unless otherwise specified

parameter	symbol	min.	typ.	max.	unit	
Supply V <sub>CC</sub> ; pin 7						1
Supply current, unloaded	I <sub>CC</sub>	0,5	0,8	1,2	mA	
Inputs I+ and I-; pins 3 and 2	,					
Input voltage	V <sub>I</sub>	0,9	_	V <sub>CC</sub> -0,5	V	
Input bias current	I <sub>IB</sub>	_	60	250	nA	
Input offset voltage	V <sub>IO</sub>	_	1	6	mV	
Variation with temperature	ΔV <sub>IO</sub>	_	5	_	μV/K	
Input offset current	110	_	10	75	nA	
Common-mode rejection ratio	kcmr	70	100	_	dB	
Input noise voltage at f = 1 kHz	V <sub>n(rms)</sub>	_	15	_	nV√√Hz	
Input noise current at f = 1 kHz	I <sub>n(rms)</sub>	_	0,4	_	pA/√Hz	
Input noise angular frequency	f <sub>c</sub>	_	300	_	Hz	
Output Q; pin 6						
Output voltage range at R <sub>L</sub> = $5 k\Omega$	Vα	0,1	_	V <sub>CC</sub> -0,1	V	
Output current	_					
HIGH at $V_Q = V_{CC} - 0.4 V$	−loн	100	200	_	μΑ	
LOW at $V_Q = 0.4 \text{ V}$	loL	6	12	-	mA	
D.C. voltage amplification at $R_L = 5 \text{ k}\Omega$	A <sub>VD</sub>	10 000	15 000	_		
A.C. voltage amplification at f = 1 kHz; CFC = 100 pF	A <sub>vd</sub>	_	58	_	dB	
Slew rate (average rate of change of the output voltage) at $R_1 = 1 k\Omega$						
C <sub>FC</sub> = 0 pF	SVOAV	_	25	_	V/μs	
C <sub>FC</sub> = 100 pF	SVOAV	_	500	_	mV/μs	




Fig. 3 Typical values of the open-loop voltage amplification as a function of frequency.




Fig. 4 Typical values of the open-loop voltage amplification as a function of supply voltage.




Fig. 5 Typical frequency response and slew rate for various closed-loop gains.




Fig. 6 Typical values of the input bias current as a function of supply voltage, with ambient temperature as a parameter.




Fig.7 Typical output current LOW as a function of output voltage, with supply voltage as a parameter.





Fig.8 Typical output current HIGH as a function of ouput voltage, with supply voltage as a parameter.



7Z67445.1

Fig. 9 Minimum values of the output voltage swing as a function of supply voltage for  $R_{\perp} = 1 \text{ k}\Omega$ .




Fig. 10 Typical arrangement of the TCA520 with frequency and offset compensation.




Fig. 11 Typical application of the TCA520 as a comparator;  $|V_{2-3}|$  maximum 2 V.




Fig. 12 Typical propagation delay time.

# PROPORTIONAL-CONTROL TRIAC TRIGGERING CIRCUIT

#### **GENERAL DESCRIPTION**

The TDA1023 is a bipolar integrated circuit for controlling triacs in the time proportional or burst firing mode. It permits very precise temperature control of heating equipment and is especially suited for the control of panel heaters. The circuit generates positive-going trigger pulses and complies with the regulations on radio interference and mains distortion.

#### **Features**

- Adjustable proportional range width
- Adjustable hysteresis
- Adjustable trigger pulse width
- Adjustable firing burst repetition time
- Control range translation facility
- Failsafe operation
- Supplied from the mains
- Provides supply for external temperature bridge

#### QUICK REFERENCE DATA

Supply voltage (derived from mains voltage)	Vcc	typ.	13.7 V
Stabilized supply voltage for temperature bridge	V <sub>7</sub>	typ.	8 V
Supply current (average value)	. —	,,	10 mA
Trigger pulse width	<sup>1</sup> 16(AV)	typ.	200 μs
Firing burst repetition time at $C_T = 68 \mu F$	t <sub>w</sub> T <sub>b</sub>	typ. typ.	200 μs 41 s
Output current	'в -lон*	max.	150 mA
Operating ambient temperature range			+ 75 °C
Operating ambient temperature range	$T_{amb}$	-20 tt	, , , , 5 - 6

<sup>\*</sup> Negative current is defined as conventional current flow out of a device. A negative output current is suited for positive triac triggering.

#### **PACKAGE OUTLINE**

16-lead DIL; plastic (SOT-38).




Fig. 1 Block diagram.




Fig. 2 Pinning diagram.

# PINNING

- 1	$R_{pd}$	internal pull-down resistor connection
2	n.c.	not connected
3	Q	output
4	HYS	hysteresis control input
5	PR	proportional range control input
6	CI	Control input
7	UR	unbuffered reference input
8	QR	output of reference buffer
9	BR	buffered reference input
10	PW	pulse width control input
11	٧z	reference supply output
12	ТВ	firing burst repetition time control input
13	$V_{EE}$	ground connection
14	$v_{CC}$	positive supply connection
15	n.c.	not connected

external resistor connection

# **FUNCTIONAL DESCRIPTION**

The TDA1023 generates pulses to trigger a triac. These trigger pulses coincide with the zero crossings of the mains voltage. This minimizes r.f. interference and transients on the mains supply. The trigger pulses come in bursts, with the net effect that the load is periodically switched on and off. This further minimizes mains pollution. The average power in the load is varied by varying the duration of the trigger pulse burst, in accordance with the voltage difference between the control input CI and the reference input, either UR or BR.

16 RX

## Power supply: V<sub>CC</sub>, RX and V<sub>Z</sub> (pins 14, 16 and 11)

The TDA1023 is supplied from the a.c. mains via a resistor  $R_D$  to the RX connection (pin 16); the  $V_{EE}$  connection (pin 13) is connected to the neutral line (see Fig. 4a). A smoothing capacitor  $C_S$  has to be connected between the  $V_{CC}$  and  $V_{EE}$  connections.

The circuit contains a string of stabilizer diodes between the RX and  $V_{EE}$  connections that limit the d.c. supply voltage, and a rectifier diode between the RX and  $V_{CC}$  connections (see Fig. 3).

At pin 11 the device provides a stabilized reference voltage  $V_Z$  for an external temperature sensing bridge.

The operation of the supply arrangement is as follows. During the positive half of the mains cycles the current through external voltage dropping resistor  $R_D$  charges the external smoothing capacitor  $C_S$  until RX reaches the stabilizing voltage of the internal stabilizer diodes.  $R_D$  should be chosen such that it can supply the current  $I_{CC}$  for the TDA1023 itself plus the average output current  $I_{3(AV)}$  plus the current required from the  $V_Z$  connection for an external temperature bridge, and recharge the smoothing capacitor  $C_S$  (see Figs 9 to 12). Any excess current is bypassed by the internal stabilizer diodes. Note that the maximum rated supply current must not be exceeded.

During the negative half of the mains cycles external smoothing capacitor  $C_S$  has to supply the sum of the currents mentioned above. Its capacitance must be high enough to maintain the supply voltage above the minimum specified limit.

Dissipation in resistor R<sub>D</sub> is halved by connecting a diode in series (see Fig. 4b and 9 to 12).

A further reduction of dissipation is possible by using a high-quality voltage dropping capacitor  $C_D$  in series with a resistor  $R_{SD}$  (see Figs 4c and 14). Asuitable VDR connected across the mains provides protection of the TDA1023 and of the triac against mains-borne transients.

# Control and reference inputs CI, BR and UR (pins 6, 9 and 7)

For room temperature control (5 °C to 30 °C) the best performance is obtained by using the translation circuit. The buffered reference input BR (pin 9) is used as a reference input, and the output of the reference buffer QR (pin 8) is connected to the unbuffered reference input UR (pin 7). In this arrangement the translation circuit ensures that most of the potentiometer rotation can be used to cover the room temperature range. This provides an accurate temperature setting and a linear temperature scale.

If the translation circuit is not required, the unbuffered reference input UR (pin 7) is used as a reference input. The buffered reference input BR (pin 9) must be connected to the reference supply output  $V_7$  (pin 11).

For proportional power control the unbuffered reference input UR (pin 7) must be connected to the firing burst repetition time control input TB (pin 12) and the buffered reference input BR (pin 9), which is inactive now, must be connected to the reference supply output  $V_7$  (pin 11).

In all arrangements the train of output pulses becomes longer when the voltage at the control input CI (pin 6) becomes lower.

#### Proportional range control input PR (pin 5)

With the proportional range control input PR open the output duty factor changes from 0% to 100% by a variation of 80 mV at the control input CI (pin 6). For temperature control this corresponds with a temperature difference of only 1 K.

This range may be increased to 400 mV, i.e. 5 K, by connecting the proportional range control input PR (pin 5) to ground. Intermediate values are obtained by connecting the PR input to ground via a resistor R5, see Table 1.

#### Hysteresis control input HYS (pin 4)

With the hysteresis control input HYS (pin 4) open the device has a built-in hysteresis of 20 mV. For temperature control this corresponds with 0,25 K.

Hysteresis is increased to 320 mV, corresponding with 4 K, by grounding HYS (pin 4). Intermediate values are obtained by connecting pin 4 to ground via a resistor R4. See Table 1 for a set of values for R4 and R5 giving a fixed ratio between hysteresis and proportional range.

#### Trigger pulse width control input PW (pin 10)

The trigger pulse width may be adjusted to the value required for the triac by choosing the value of the external synchronization resistor R<sub>S</sub> between the trigger pulse width control input PW (pin 10) and the a.c. mains. The pulse width is inversely proportional to the input current (see Fig. 13).

# Output Q (pin 3)

Since the circuit has an open-emitter output, it is capable of sourcing current, i.e. supplying a current out of the output. Therefore it is especially suited for generating positive-going trigger pulses. The output is current-limited and protected against short-circuits. The maximum output current is 150 mA and the output pulses are stabilized at 10 V for output currents up to that value.

A gate resistor  $R_G$  must be connected between the output Q and the triac gate to limit the output current to the minimum required by the triac (see Figs 5 to 8). This minimizes the total supply current and the power dissipation.

# Pull-down resistor Rpd (pin 1)

The TDA1023 includes a 1,5 k $\Omega$  pull-down resistor R $_{pd}$  between pins 1 and 13 (V $_{EE}$ , ground connection), intended for use with sensitive triacs.

# **RATINGS**

Limiting values in accordance with the Absolute Maximum System (If	EC 134)	
--	---------	--

Supply voltage, d.c.	V <sub>CC</sub>	max.	16 V
Supply current			
average	<sup>I</sup> 16(AV)	max.	30 mA
repetitive peak	<sup>l</sup> 16(RM)	max.	100 mA
non-repetitive peak	<sup>1</sup> 16(SM)	max.	2 A
Input voltage, all inputs	$\vee_{I}$	max.	16 V
Input current, CI, UR, BR, PW input	<sup>l</sup> 6; 7; 9; 10	max.	10 mA
Voltage on R <sub>pd</sub> connection	$v_1$	max.	16 V
Output voltage, Q, QR, VZ output	V <sub>3</sub> ; 8; 11	max.	16 V
Output current			
average	<sup>−l</sup> oh(av)	max.	30 mA
peak, max. 300 $\mu$ s	-IOH(M)	max.	700 mA
Total power dissipation	$P_{tot}$	max.	500 mW
Storage temperature range	$T_{stg}$	-55 to	+ 150 °C
Operating ambient temperature range	$T_{amb}$	-20 to	+ 75 °C

# **CHARACTERISTICS**

 $V_{CC}$  = 11 to 16 V;  $T_{amb}$  = -20 to + 75 °C unless otherwise specified

	symbol	min.	typ.	max.	unit
Supply: V <sub>CC</sub> and RX (pins 14 and 16)					
Internally stabilized supply voltage		1			
at I <sub>16</sub> = 10 mA	VCC	12	13,7	15	V
Variation with I <sub>16</sub>	$\Delta V_{CC}/\Delta I_{16}$	-	30	_	mV/mA
Supply current at $V_{16-13} = 11$ to 16 V; $I_{10} = 1$ mA; $f = 50$ Hz; pin 11 open;					
$V_{6-13} > V_{7-13}$ ; pins 4 and 5 open	<sup>1</sup> 16	-	_	6	mA
pins 4 and 5 grounded	<sup>1</sup> 16	_	_	7,1	mA
Reference supply output V <sub>Z</sub> (pin 11) for external temperature bridge					
Output voltage	V <sub>11-13</sub>	_	8	_	V
Output current	-l <sub>11</sub>	_	_	1.	mA
Control and reference inputs CI, BR and UR (pins 6, 9 and 7)					
Input voltage to inhibit the output	V <sub>6-13</sub>	_	7,6		V
Input current at V <sub>I</sub> = 4 V	16; 7; 9	_	_	2	μΑ
Hysteresis control input HYS (pin 4)					
Hysteresis, pin 4 open	Δ٧6	9	20	40	mV
pin 4 grounded	Δν <sub>6</sub>		320	_	mV
Proportional range control input PR (pin 5)					
Proportional range, pin 5 open	ΔV <sub>6</sub>	50	80	130	mV
pin 5 grounded	$\Delta V_6$	_	400	_	mV
pin o grodinada			100	:	•
Pulse width control input PW (pin 10)					
Pulse width at $I_{10(RMS)} = 1 \text{ mA}$ ; $f = 50 \text{ Hz}$	t <sub>w</sub>	100	200	300	μs
Firing burst repetition time control input TB (pin 12)					
Firing burst repetition time,					
ratio to capacitor C <sub>T</sub>	T <sub>b</sub> /C <sub>T</sub>	320	600	960	ms/μF
Output of reference buffer QR (pin 8)					
Output voltage					
at input voltage $V_{9-13} = 1,6 V$	V <sub>8-13</sub>		3,2	-	V
V <sub>9-13</sub> = 4,8 V	V <sub>8-13</sub>	<u> </u>	4,8	-	V
$V_{9-13} = 8  V$	V <sub>8-13</sub>	_	6,4		V

	symbol	min.	typ.	max.	unit
Output Q (pin 3) Output voltage HIGH at $-I_{OH} = 150 \text{ mA}$	V <sub>OH</sub>	10	_	_	v
Output current HIGH  Internal pull-down resistor Rpd (pin 1)	−¹он	_	_	150	mA
Resistance to VEE	R <sub>pd</sub>	1	1,5	3	kΩ

**Table 1** Adjustment of proportional range and hysteresis. Combinations of resistor values giving hysteresis  $> \frac{1}{2}$  proportional range.

proportional range mV	proportional range resistor R5 kΩ	minimum hysteresis mV	maximum hysteresis resistor R4 kΩ
80 160 240 320	open 3,3 1,1 0,43	20 40 60 80	open 9,1 4,3 2,7
400	0	100	1,8

Table 2 Timing capacitor C<sub>T</sub> values.

effective d.c. value	marked a.c. specification		catalogue number*
μF	μF	٧	
68 47 33 22 15	47 33 22 15 10 6,8	25 40 25 40 25 40	2222 016 90129 90131 - 015 90102 90101 90099 90098

<sup>\*</sup> Special electrolytic capacitors recommended for use with TDA1023.




Fig. 3 Internal supply connections.






Fig. 4 Alternative supply arrangements.








Fig. 13 Synchronization resistor Rg as a function of required trigger pulse width  $t_W$  with mains voltage  $V_S$  as a parameter.




Fig. 14 Nominal value of voltage dropping capacitor  $C_D$  and power  $P_{RSD}$  dissipated in voltage dropping resistor  $R_{SD}$  as a function of the average supply current  $I_{16}(AV)$  with the mains supply voltage  $V_S$  as a parameter.

# **APPLICATION INFORMATION**




Fig. 15 The TDA1023 used in a 1200 to 2000 W heater with triac BT139. For component values see Table 3.

# **Conditions**

 $\begin{array}{ll} \mbox{Mains supply: V}_S &= 220 \ \mbox{V} \\ \mbox{Temperature range} &= 5 \ \mbox{to} \ 30 \ \mbox{^{O}C} \\ \mbox{BT139 data:} & \mbox{V}_{GT} < 1,5 \ \mbox{V} \\ \mbox{I}_{GT} &> 70 \ \mbox{mA} \\ \mbox{I}_{L} &< 60 \ \mbox{mA} \\ \end{array} \right\} \ \ \mbox{at T}_j = 25 \ \mbox{^{O}C} \\ \mbox{at D}_{C} = 25 \ \mbox{^{O}C} \\ \mbox{T}_{C} = 25 \ \mbox{^{O}C} \\ \mbox{T}_{$ 

Table 3 Temperature controller component values (see Fig. 15).

parameter	symbol	value	remarks
Trigger pulse width	t <sub>W</sub>	75 μs	see BT139 data sheet
Synchronization resistor	$R_S$	180 k $\Omega$	see Fig. 13
Gate resistor	$R_{\mathbf{G}}$	110 $\Omega$	see Fig. 6
Max. average gate current	<sup>1</sup> 3(AV)	4,1 mA	see Fig. 8
Hysteresis resistor	R4	n.c.	see Table 1
Proportional band resistor	R5	n.c.	see Table 1
Min. required supply current	<sup>1</sup> 16(AV)	11,1 mA	
Mains dropping resistor	R <sub>D</sub>	6,2 k $\Omega$	see Fig. 10
Power dissipated in RD	PRD	4,6 W	see Fig. 10
Timing capacitor (eff. value)	CT	68 μF	see Table 2
Voltage dependent resistor	VDR	250 V a.c.	cat. no. 2322 593 62512
Rectifier diode	D1	BYW56	
Resistor to pin 11	R1	18,7 k $\Omega$	1% tolerance
NTC thermistor (at 25 °C)	R <sub>NTC</sub>	22 kΩ	B = 4200 K cat. no. 2322 642 12223
Potentiometer	R <sub>P</sub>	22 k $\Omega$	
Capacitor between pins 6 and 9	C1	47 nF	
Smoothing capacitor	c <sub>S</sub>	220 μF; 16 V	
If $R_D$ and D1 are replaced by $C_D$ a	nd Ren	,	
Mains dropping capacitor	C <sub>D</sub>	470 nF	
Series dropping resistor	R <sub>SD</sub>	390 Ω	see Fig. 14
Power dissipated in R <sub>SD</sub>	PRSD	0,6 W	· ·g· · ·
Voltage dependent resistor	VDR	250 V a.c.	cat. no. 2322 594 62512

# Notes

- 1. ON/OFF control: pin 12 connected to pin 13.
- 2. If translation circuit is not required: slider of Rp to pin 7; pin 8 open; pin 9 connected to pin 11.

# APPLICATION INFORMATION SUPPLIED ON REQUEST

# CONTROL CIRCUIT FOR SMPS

#### **GENERAL DESCRIPTION**

The TDA1060 is a bipolar integrated circuit intended for the control of a switched-mode power supply. It incorporates all the control functions likely to be required in switched-mode power supplies for professional equipment.

#### **Features**

- Suitability for a wide range of supply voltages
- Built-in stabilized power supply for external circuitry
- Built-in temperature-compensated voltage reference
- Adjustable frequency
- Adjustable control loop sensitivity
- Adjustable pulse width
- · Adjustable maximum duty factor
- Adjustable overcurrent protection limit
- Low supply voltage protection with hysteresis
- Loop fault protection
- Slow-start facility
- Feed-forward facility
- Core saturation protection facility
- Overvoltage protection facility
- Remote ON/OFF switching facility

#### QUICK REFERENCE DATA

Supply voltage (voltage source)	V <sub>CC</sub>	max.	18 V
Supply current (current source)	<sup>1</sup> cc	max.	30 mA
Output current	<sup>- </sup> 14;   15	max.	40 mA
Stabilized voltage	$V_{Z}$	typ.	8,4 V
Reference voltage	$V_{ref}$	typ.	3,72 V
Output pulse repetition frequency range	$f_{0}$	50 Hz 1	to 100 kHz
Operating ambient temperature range			
TDA1060; T	$T_{amb}$	−25 to	+ 125 °C
TDA1060A	$T_{amb}$	0 t	o + 70 °C
TDA1060B	T <sub>amb</sub>	-55 to	+ 150 °C
TDA1060; T TDA1060A	$T_{amb}$	0 t	o + 70 °

#### **PACKAGE OUTLINES**

TDA1060, TDA1060A: 16-lead DIL; plastic (SOT-38). TDA1060B: 16-lead DIL ceramic (cerdip) (SOT-74). TDA1060T: 16-lead mini-pack; plastic (SO-16; SOT-109A).




Fig. 1 Block diagram.




Fig. 2 Pinning diagram.

PIN	NING	
1	$v_{CC}$	positive supply connection
2	$V_{Z}$	stabilized voltage output
3	FB	feedback input
4	GA	gain adjustment output
5	MOD	modulation input
6	DFM	maximum duty factor input
7	RX	external resistor connection
8	CX	external capacitor connection
9	SYN	synchronization input
10	EN	ENABLE input
11	CM	overcurrent protection input
12	$V_{EE}$	common
13	SAT	core saturation and overvoltage protection input
14	QE	emitter output
15	$Q_{C}$	collector output
16	FW	feed-forward input

#### **FUNCTIONAL DESCRIPTION**

The TDA1060 contains the control loop for a fixed-frequency pulse-duration regulated SMPS. The device works as follows. The output voltage  $V_O$  of the SMPS is sensed via a feedback network and compared with an internal reference voltage  $V_{ref}$ . Any difference between  $V_O$  and  $V_{ref}$  is amplified and fed to a pulse-width modulator (PWM), where it is compared with the instantaneous level of a ramp waveform (sawtooth) from an oscillator. The output from the PWM is a rectangular waveform synchronized with the oscillator waveform; its duty factor depends on the difference between  $V_O$  and  $V_{ref}$ . This signal drives the base of the SMPS power switching transistor so that its conduction period and hence the amount of energy transferred from the input to the output of the SMPS is controlled, resulting in a constant output voltage.

#### Stabilized power supply: V<sub>CC</sub> and V<sub>Z</sub> (pins 1 and 2)

The circuit contains a voltage/current regulator and may be supplied either by a current source (e.g. a series resistor connected to the high voltage input of the SMPS), or a voltage source (e.g. a 12 V battery).

The stabilized voltage, typically 8,4 V, is also available at V<sub>Z</sub>, pin 2 for supplying external circuitry, e.g. a potentiometer to adjust the maximum duty factor. This supply output is protected against short-circuits. The current drawn from this output increases the total IC supply current by the same amount.

When the supply voltage  $V_{CC}$  becomes too low, i.e.  $V_{CC} < V_Z + 0.2 V$ , the circuit is automatically switched off. As soon as the supply voltage exceeds this threshold value by more than 0.2 V the circuit starts the SMPS via the slow start procedure.

#### Operating frequency: RX and CX (pins 7 and 8)

The frequency of the sawtooth generator, and hence of the output pulses, is set by an external resistor R7 at RX, pin 7, and an external capacitor C8 at CX, pin 8 (see Fig. 7). The frequency may be set between 50 Hz and 100 kHz and is virtually independent of the supply voltage.

# Maximum duty factor and slow start: DFM (pin 6)

The maximum duty factor is set by the voltage on the duty factor input DFM (see Fig. 4). This voltage usually is derived from the stabilized power supply  $V_Z$ , pin 2, by an external voltage divider, see Fig. 8. As the upper and lower levels of the sawtooth waveform are set by an internal voltage divider, the accuracy of the maximum duty factor setting is determined by resistor ratios rather than by absolute values.

In case of a short-circuited feedback loop (V<sub>3-12</sub> less than typ. 600 mV) the duty factor input is internally biased to the lower level of the sawtooth waveform via a resistor of typ. 1 k $\Omega$ . The maximum duty factor permitted in that case sets a maximum limit to the impedance level of the external voltage divider at pin 6.

During the flyback of the sawtooth the output pulse is inhibited. For a 1 nF capacitor C8 at pin 8 this flyback time is 1  $\mu$ s. This sets a natural limit to the duty factor.

The time constant for the slow start is determined by an external capacitor connected between the maximum duty factor input DFM and  $V_{EE}$ , pin 12, together with the impedance of the voltage divider at pin 6. This capacitor also determines the dead time before the slow start procedure for remote ON/OFF or when the current sensing voltage has exceeded 600 mV, see below.

If the DFM input is note used it should be connected to  $V_7$  via a resistor of 5 k $\Omega$ .

#### Control loop sensitivity, stability, and feedback loop fault protection, FB and GA (pins 3 and 4)

The device contains a control loop error amplifier, i.e. a differential amplifier that compares the voltage on the feedback input FB, pin 3, with the internal reference voltage. This reference voltage is a temperature-compensated voltage source based on the band-gap energy of silicon.

The control loop sensitivity is determined by the closed-loop gain A<sub>f</sub> of the error amplifier. Normally the output from the SMPS is connected to the feedback input FB via a voltage divider and a series resistor. The closed-loop gain of the error amplifier is set by applying feedback from the gain adjustment output GA, pin 4, to the feedback input FB by a resistor R3-4, see Fig. 8.

To avoid instability a capacitor should be connected between the gain output GA and  $V_{EE}$ , pin 12. A 22 nF capacitor will cause the frequency response to fall off above 600 Hz.

The feedback input FB is internally biased to the HIGH level, this gives a protection against a feedback loop fault: an open feedback loop will make the duty factor zero.

A shorted feedback loop (feedback voltage less than typ. 600 mV) causes the maximum duty factor input DFM to be internally biased to the lower level of the sawtooth waveform via a resistor of typ. 1 k $\Omega$ , thus substantially reducing the maximum duty factor. This duty factor will then be determined by the impedance of the external voltage divider at DFM, pin 6, and the internal biasing resistor.

#### Overcurrent protection input CM (pin 11)

There are two current limits, corresponding with voltages on the overcurrent protection input CM of typ. 480 mV and 600 mV. As soon as the voltage on this input exceeds 480 mV, the running output pulse is immediately terminated; the next pulse starts normally at the next period. If the voltage exceeds 600 mV, the output pulses are inhibited for a certain dead time, during which the slow start capacitor at pin 6 is unloaded. After this the circuit starts again with the slow start procedure.

If the overcurrent protection input CM is not used, it should be connected to VEE, pin 12.

#### Feed-forward input FW (pin 16)

The feed-forward input FW can be connected to an external voltage divider from the input voltage of the SMPS, see Fig. 8. It has the effect of varying the supply voltage of the sawtooth generator with respect to the stabilized voltage. When the voltage on the feed-forward input increases, the upper level of the sawtooth is also increased. Since neither the voltage level that sets the maximum duty factor nor the feedback voltage are influenced by the feed-forward, the duty factor reduces (see Fig. 6). This can therefore compensate for mains voltage variations.

If feed-forward is not required the feed-forward input FW should be connected to VEE, pin 12.

## Synchronization input SYN (pin 9)

The frequency of the sawtooth waveform, and hence of the output pulses, can be synchronized via the TTL compatible synchronization input SYN. The synchronizing frequency must be lower than the oscillator free-running frequency. When the synchronization input is LOW the sawtooth generator is stopped; it starts again when the input goes HIGH. Synchronization pulses do not influence the slope of the sawtooth, and hence not the width of the output pulses, they only change their separation in time.

For free-running operation it is advisable to connect the synchronization input SYN to V<sub>Z</sub>, pin 2.

## Core saturation and overvoltage protection input SAT (pin 13)

To obtain a protection against core saturation, especially during transient conditions, the output transformer of the SMPS has to be fitted with a winding serving as a current sensor. Its output voltage is rectified and fed to the SAT input.

This core saturation protection may be combined with an overvoltage protection. To this end a portion of the SMPS output voltage is also fed to the SAT input either via a voltage divider or via a suitable regulator diode (zener diode). The output pulses are inhibited as long as the voltage on this input exceeds the threshold voltage, typ. 600 mV.

The voltage at the SAT input does not influence the frequency of the sawtooth generator and hence not of the output pulses.

If none of these protection facilities are used, the SAT input should be connected to VEE, pin 12.

## Remote ON/OFF switching: ENABLE input EN (pin 10)

The output pulses can be switched on and off by applying logic levels to the TTL compatible ENABLE input. A LOW level causes immediate inhibition of the output pulses, a subsequent HIGH level switches the circuit on with the slow-start procedure.

If this facility is not required, EN should be connected to  $V_Z$ , pin 2.

#### Modulation input MOD (pin 5)

The duty factor of the output pulses may be reduced below the value resulting from the voltages on the maximum duty factor input DFM and the gain adjust output GA by applying a lower voltage to the modulation input MOD. This input may be used with an external control loop, e.g. for constant-current control, or to obtain a fold-back characteristic.

If the modulation input is not used, it should be connected to V<sub>Z</sub>, pin 2.

#### Output QC and QE (pins 13 and 14)

To avoid double pulses that might occur at an excessively low mains voltage or an excessively high output current the output is preceded by a latch. The two outputs offer a choice of output current polarity, QC giving a positive current, i.e. a current flowing into the output, and QE giving a negative current, a current flowing out of the output. The two connections have the additional advantage that the relatively large output currents do not flow through the V<sub>CC</sub> and V<sub>EE</sub> connections, where they could induce noise.

# TDA1060;A;B;T

# **RATINGS**

Limiting values in accordance with the Absolute Maximum	n System (IEC 134)	
Supply voltage range (voltage source)	VCC	-0,5 to + 18 V
Supply current (current source)	<sup>I</sup> CC	max. 30 mA
Feed-forward input voltage range $V_{\hbox{\footnotesize CC}}$ < 24 V	V <sub>16-12</sub>	0 to V <sub>CC</sub> V
V <sub>CC</sub> > 24 V	V <sub>16-12</sub>	0 to 24 V
Input voltage range (all other inputs)	$V_{I}$	0 to $V_Z$ $V$
Emitter output voltage range	V <sub>14-12</sub>	0 to 5 V
Collector output voltage range	V <sub>15-12</sub>	0 to V <sub>CC</sub> V
Output current d.c. (see Figs 3a, c and e)	-l <sub>14</sub> ; l <sub>15</sub>	max. 40 mA
peak; t = max. 1 $\mu$ s; duty factor d $<$ 10%	-l <sub>14</sub> ; l <sub>15</sub>	max. 200 mA
Storage temperature range TDA1060; T TDA1060A TDA1060B	T <sub>stg</sub> T <sub>stg</sub> T <sub>stg</sub>	-55 to + 150 °C -55 to + 150 °C -55 to + 150 °C
Operating ambient temperature range TDA1060; T TDA1060A TDA1060B	T <sub>amb</sub> T <sub>amb</sub> T <sub>amb</sub>	-25 to + 125 °C 0 to + 70 °C -55 to + 150 °C
Power dissipation (see Figs 3b, d and f)	P <sub>tot</sub>	max. 1 W




Fig. 3 Output current and power dissipation derating curves.

# CHARACTERISTICS

 $V_{CC}$  = 12 V;  $T_{amb}$  = operating ambient temperature range, unless otherwise specified.

parameter	symbol	min.	typ.	max.	unit
Operating ambient temperature range					
TDA1060; T	T <sub>amb</sub>	-25	_	125	oC
TDA1060A	T <sub>amb</sub>	0	_	70	оС
TDA1060B	T <sub>amb</sub>	-55	_	150	oC
Supply V <sub>CC</sub> (pin 1)					
Supply voltage					
at I <sub>CC</sub> = 15 mA	.,	10.5	22	27	V
TDA1060; T	Vcc	18,5	23	27	
TDA1060A	Vcc	18,5	23	27	V
TDA1060B	Vcc	18	23	27,5	V
at I <sub>CC</sub> = 30 mA TDA1060; T	Vac	19,5	24	29	V
•	VCC	19,5	24	29	V
TDA1060A TDA1060B	Vcc	19,5	24	29,5	V
	Vcc	19	24	29,5	"
Supply current; R7 = 25 k $\Omega$ ; duty factor $\delta$ = 50%; I $_Z$ = 0;					
at T <sub>amb</sub> = 25 °C	<sup>1</sup> cc	2,5		10	mA
over ambient temperature range	<sup>1</sup> cc	2,5	_	15	mA
Threshold voltage of low supply		0.05		10.0	V
voltage protection at T <sub>amb</sub> = 25 °C	VCC	8,85	-	10,8	1
Variation with temperature	$-\Delta V_{CC}/\Delta T$	_	7,5		mV/
Hysteresis of low supply voltage protection	ΔV <sub>CC</sub>	-	500		mV
Stabilized supply output V <sub>Z</sub> (pin 2)					
Output voltage at T <sub>amb</sub> = 25 °C	V <sub>Z</sub>	7,5	8,4	9	V
Variation with temperature	$\Delta V_Z/\Delta T$	-1,5		+ 1,5	mV/
Output current	-1 <sub>Z</sub>		_	5	mA
Feedback input FB (pin 3)					
Input voltage, feedback operation	V <sub>3-12</sub>	2		V <sub>Z</sub> -1	V
Input current at V <sub>3-12</sub> = 2 V	-13	1,5	12	35	μΑ
Internal reference voltage, measured at pin 3; pins 3 and 4 interconnected and grounded via a 100 nF capacitor;					
$T_{amb} = 25  {}^{\circ}C$	V <sub>ref</sub>	3,42	3,72	4,03	V
Variation with temperature	$\frac{\Delta V_{ref}/V_{ref}}{\Delta T}$	_	0,01	_	%/K
Variation with supply voltage	$\frac{\Delta V_{\text{ref}}}{\Delta V_{\text{CC}}}$	_	0,8	. <del>-</del>	mV/

parameter	symbol	min.	typ.	max.	unit
Long-term variation with time	± ΔV <sub>ref</sub> /Δt	_	2		μV/h
Threshold voltage of feedback loop short-circuit protection at T <sub>amb</sub> = 25 °C	V <sub>3-12</sub>	470	600	720	mV
Variation with temperature	$\frac{\Delta V_{3-12}/V_{3-12}}{\Delta T}$	_	0,01	_	%/K
Gain adjustment output GA (pin 4)					
Open-loop gain, pin 3 to pin 4	Ao	_	60	-	dB
External feedback resistance	R <sub>3-4</sub>	10	_	_	kΩ
Modulator input MOD (pin 5)					
Input current at $V_{5-12} = 2 \text{ V}$ ; $V_4$ ; $6-12 > 2 \text{ V}$	_I <sub>5</sub>	_		5	μΑ
Maximum duty factor input DFM (pin 6)					
Input voltage for limiting the duty factor to $50\%$ ; $f_0 = 20$ to $50$ kHz; $V_{16-12} = 0$ V	V <sub>6-12</sub>	_	0,42V <sub>Z</sub>	_	V
Input current at V <sub>6-12</sub> = 2 V	-I <sub>6</sub>	_	_	6	μΑ
Capacitor discharge current during fault condition	   1 <sub>6</sub>	2,5	_	_	mA
Minimum output OFF time at C7 = 1,8 nF	toff	_	1	_	μs
Variation of max. duty factor with temperature at $f_0$ = 20 kHz and $\delta_{max}$ = 50%	$\Delta \delta_{max}/\Delta T$	_	0,02	_	%/K
Internal biasing resistor to $V_{EE}$ at $V_{3-12} = 0 \text{ V}$	R <sub>6-12</sub>	0,75	1	1,25	kΩ
Synchronization input SYN (pin 9)					
Input voltage, sawtooth ON	VIH	2	_	٧ <sub>Z</sub>	v
sawtooth OFF: TDA1060; TDA1060A; TDA1060T	VIL	0	_	0,8	v
TDA1060B	VIL	0	_	0,6	V
Input current at $V_{9-12} = 0 V$	-116	20	_	120	μΑ
External resistor connection RX (pin 7)					
External frequency adjustment resistor	R7	5		40	kΩ
External capacitor connection CX (pin 8)					
Sawtooth, upper level at V <sub>16-12</sub> = 0 V	V <sub>8-12</sub>	_	5,7	_	V
lower level	V <sub>8-12</sub>		1,3	_	V
Oscillator frequency R7 = 6,4 k $\Omega$ , C8 = 6,4 nF	f <sub>osc</sub>	_	30,5	_	kHz
Output pulse repetition frequency range	fo	0,05	_	100	kHz
Variation with temperature	$\frac{\Delta f_{O}/f_{O}}{\Delta T}$	_	0,03	_	%/K

# **CHARACTERISTICS** (continued)

parameter	symbol	min.	typ.	max.	unit
Feed-forward input FW (pin 16)					
Input voltage					
for $V_{CC}$ < 24 V	V16-12	0		$v_{CC}$	V
for $V_{CC} > 24 V$	V <sub>16-12</sub>	0	_	24	V
Input current at $V_{16-12} = 16 \text{ V}$ ; $V_{CC} = 18 \text{ V}$ ; $T_{amb} = 25 ^{\circ}\text{C}$	<sup>1</sup> 16	-	_	5	μΑ
Frequency variation with input voltage at $V_{16-12} > 8 V$	$\frac{\Delta f_0/f_0}{\Delta V_{16-12}}$	_	1	_	%/V
Overcurrent protection input CM (pin 11)					
Input voltage	V <sub>11-12</sub>	0		$V_{Z}$	V
Input threshold voltage for single pulse inhibit (current limit mode); Tamb = 25 °C	V <sub>T1</sub>	400	_	500	mV
Ratio of threshold voltages for shot down/ slow start and for single pulse inhibit	V <sub>T2</sub> /V <sub>T1</sub>	_	1,25	· · · · · · · · · · · · · · · · · · ·	
Threshold variation with temperature	ΔV/ΔΤ	_	125		μV/K
Input current at $V_{11-12} = 250 \text{ mV}$	-111	_	_	10	μΑ
Turn-off delay, $I_{15} = 40 \text{ mA}$ ; $V_{11-12} = 1.2 \text{ x VT}_1$	t <sub>d</sub>	_		1,0	μs
Core saturation and overvoltage protection inp	ut SAT (pin	13)			
Input voltage	V <sub>13-12</sub>	0	_	$V_{Z}$	V
Input threshold voltage at T <sub>amb</sub> = 25 °C	V <sub>13-12</sub>	470	600	720	mV
Threshold variation with temperature	ΔV/ΔΤ	<u>-</u>	125	_	μV/K
Input current at V <sub>13-12</sub> = 250 mV	-l <sub>13</sub>	_	_	7	μΑ
ENABLE input EN (pin 10)	,				
Input voltage					
ON	VIN	2		$V_{Z}$	V
OFF: TDA1060; TDA1060A; TDA1060T	VIL	0		0,8	V
TDA1060B	VIL	0		0,6	V
Input current at $V_{10-12} = 0 V$	-IIL	20	<del></del>	120	μΑ
Outputs QC and QE (pins 14 and 15)					
Output current	-114; 115	40	_		mA
Emitter output voltage	V <sub>14-12</sub>	_		5	V
Collector output voltage at $V_{14-12} = 0 V$ ; $I_{15} = 40 \text{ mA}$	V <sub>15-14</sub>			500	. mV




Fig. 4 Maximum duty factor  $\delta_{\mbox{max}}$  as a function of the voltage divider ratio at the duty factor input DFM.




Fig. 5 Soft-start minimum duty factor  $(\delta_0)$  as a function of  $R_{6\text{-}2}$  and  $R_{6\text{-}12}.$ 




Fig. 6 Feed-forward regulation characteristic. Duty factor  $\delta$  as a function of the voltage  $V_{16-12}$  on the feed-forward input FW.  $\delta_0$  is the duty factor for  $V_{16-12} \le V_Z.$ 




Fig. 7 Typical frequency as a function of C8 (R7 as parameter).




Fig. 8 Connections to the TDA1060 in a switched-mode power supply.




Fig. 9 Application of the TDA1060 in a 24 V, 12 W SMPS with flyback converter.




Fig. 10 Application of the TDA1060 in a 24 V, 240 W SMPS with forward converter.




Fig. 11 Application of the TDA1060 in a 5 V, 30 W SMPS with forward converter and with an optocoupler CNY62 for voltage separation.

# APPLICATION INFORMATION SUPPLIED UPON REQUEST.

# I.F. LIMITING AMPLIFIER, FM DETECTOR AND AUDIO AMPLIFIER

#### **GENERAL DESCRIPTION**


The TDB1080 is a bipolar integrated circuit comprising a limiting amplifier, a balanced FM detector and a class-B audio amplifier. It is intended for frequencies up to 500 kHz with either narrow-band or wide-band FM. The circuit is especially suited for use in portophone sets, where a low supply voltage, a low supply current and a high sensitivity are of paramount importance.

#### QUICK REFERENCE DATA

Supply voltage range			
I.F. part	V <sub>CC1</sub>	2,3 to 3,5 V	
A.F. part	V <sub>CC2</sub>	2,3	to 10 V
Supply current at V <sub>CC1</sub> = V <sub>CC2</sub> = 2,5 V, no signal	ICC1 + ICC2	typ.	3 mA
Input voltage at onset of limiting	V <sub>I1lim(rms)</sub>	typ.	30 μV
AM rejection at V <sub>i</sub> = 1 mV	k <sub>AMR</sub>	typ.	50 dB
Open-loop voltage amplification of audio amplifier	$A_{vd}$	typ.	200
Output power of audio amplifier at V <sub>CC2</sub> = 9 V	$P_{o}$	typ.	65 mW
Operating ambient temperature range	T <sub>amb</sub>	-20 to + 70 °C	

# **PACKAGE OUTLINE**

16-lead DIL; plastic (SOT-38).



#### **PINNING**

F
F
F




Fig. 2 Pinning diagram.

13 BS bootstrap 14  $V_{EE}$ ground

15 QA audio amplifier output

V<sub>CC2</sub> 16 positive supply, audio amplifier

#### **FUNCTIONAL DESCRIPTION**

The TDB 1080 consists of two parts that may be used independently, viz. a limiting i.f. amplifier with balanced FM detector, and a class-B audio amplifier.

#### Supply

The two parts of the circuit have a common-ground pin VEE but separate supply pins VCC1 and VCC2. The limiting amplifier and detector may be used with a supply voltage up to 3,5 V, the audio amplifier up to 10 V. The circuit is built to a large extent on the basis of long-tailed pairs with current sources in their tails. Thanks to the stabilizer diodes (D7, D8 and D9) the supply current of the audio amplifier varies little with the supply voltage. This permits the circuit to be used over a wide supply voltage range without an excessive battery drain as a result.

## Limiting amplifier inputs I1 and REF and biasing output BIAS (pins 2, 3 and 4)

The limiting amplifier has differential inputs I1 and REF, I1 is intended to be used as an input; it should be biased externally by connecting it to the input biasing output BIAS via a resistor or an inductor. The reference input REF is biased internally; it should be decoupled by connecting a capacitor from REF to ground.

The onset of limiting is specified as the input voltage giving 3 dB gain reduction.

# External RC network pins RCX1 to RCX4 (pins 4 to 8)

The TDB1080 contains a quadrature detector which requires an RC phase shifting network. This has to be connected to RCX1, RCX2, RCX3 and RCX4 as shown in Fig. 4. The component values have to be chosen in accordance with the i.f. centre frequency.

# Audio amplifier inputs 12 + and 12— (pins 11 and 10)

The audio amplifier has differential inputs 12 + and 12 - which are biased internally.

# External capacitor pin CX (pin 12)

The internal biasing network for input I2 + should be decoupled by connecting an external capacitor between CX and ground.

# Audio amplifier output QA and bootstrap pin BS (pins 15 and 13)

The audio amplifier has a class-B output stage. The maximum output voltage swing is obtained by connecting a capacitor between the bootstrap pin BS and the output QA and the load from BS to  $V_{\rm CC2}$  (see Fig. 4).

The maximum output power varies from typ. 15 mW at  $V_{CC2}$  = 2,5 V to typ. 65 mW at  $V_{CC2}$  = 9 V.

# **RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltages, d.c.	V <sub>CC1</sub>	max. 5	<b>V</b>
	V <sub>CC2</sub>	max. 10	) V
Supply current	I <sub>CC1</sub> + I <sub>CC2</sub>	max. 50	) mA
Total power dissipation	P <sub>tot</sub>	see Fig. 3	
Storage temperature range	$T_{stg}$	-55 to + 125	, oc
Operating ambient temperature range	T <sub>amb</sub>	-20 to + 70	) °C




Fig. 3 Power derating curve.


# **CHARACTERISTICS**

 $V_{CC1}$  =  $V_{CC2}$  = 2,5 V; f<sub>i</sub> = 95 kHz;  $\Delta$ f =  $\pm$  50 kHz; f<sub>m</sub> = 1 kHz;  $T_{amb}$  = 25 °C unless otherwise specified

parameter	symbol	min.	typ.	max.	unit
Supplies V <sub>CC1</sub> and V <sub>CC2</sub> (pins 1 and 16)					
Supply voltages	V <sub>CC1</sub>	2,3	2,5	3,5	V
	V <sub>CC2</sub>	2,3	2,5	10	V
Supply currents					
at $V_{CC1}$ = 2,5 $V$	I <sub>CC1</sub>	-	1,5	2	mA
at $V_{CC2}$ = 2,5 V, no signal	I <sub>CC2</sub>	-	1,5	2	mA
at $V_{CC2} = 9 V$ , no signal	Icc2	-	3,5	_	mA
Limiting amplifier input I1 (pin 2)					
Input impedance	zid	15		-	kΩ
Input voltage for onset of limiting					
(3 dB gain reduction)	V <sub>I1lim</sub> (rms)	-	30	-	μV
Source impedance (between I1 and REF)	Z <sub>S</sub>	-	-	5	kΩ
A.M. suppression at $\Delta f_i$ = 70 Hz; $f_m$ = 1 kHz; m = 0,3; R <sub>S</sub> = 50 $\Omega$					
at $V_{11(rms)} = 300  \mu V$	k <sub>AMR</sub>	_	40	_	dB
at $V_{11(rms)} = 1 \text{ mV}$	KAMR	_	50	_	dB
at V <sub>I1(rms)</sub> = 10 mV	k <sub>AMR</sub>	_	50	_	dB
$R_S = 5 k\Omega$	/				
at $V_{11(rms)} = 300  \mu V$	k <sub>AMR</sub>	-	30		dB
at $V_{11(rms)} = 1 \text{ mV}$	k <sub>AMR</sub>	_	40	-	dB
at $V_{11(rms)} = 10 \text{ mV}$	k <sub>AMR</sub>	_	50	-	dB
FM Detector output QD (pin 9)					
Output voltage at d <sub>tot</sub> = 0,5%;					
at $f_i = 95 \text{ kHz}$ ; $\Delta f = \pm 50 \text{ kHz}$	V <sub>QD(rms)</sub>	100	_	-	mV
at $f_i$ = 250 kHz; $\Delta f$ = $\pm$ 50 kHz	V <sub>QD(rms)</sub>	100		-	mV
Signal-to-noise ratio					
at $f_i = 95 \text{ kHz}$ ; $\Delta f = \pm 50 \text{ kHz}$	S/N	70	_		dB
at $f_i = 250 \text{ kHz}$ ; $\Delta f = \pm 50 \text{ kHz}$	S/N	70		-	dB

# **CHARACTERISTICS** (continued)

parameter	symbol	min.	typ.	max.	unit
Audio amplifier					
Open-loop voltage amplification variation with frequency,	A <sub>vd</sub>	_	200	-	
f = 50 Hz to 15 kHz	ΔA <sub>vd</sub>	-1,5	_	+ 1,5	dB
Load resistance	RL	24		600	$\Omega$
Output voltage at R <sub>L</sub> = 24 $\Omega$ ; d <sub>tot</sub> = 1%	VQA(rms)	_	600	_	mV
Total distortion at R <sub>L</sub> = 24 $\Omega$ ; VQA(rms) = 500 mV	d <sub>tot</sub>	_	0,5	1	%
Output power at $V_{CC2} = 9 \text{ V}$ ; $R_L = 115 \Omega$ ; $d_{tot} = 5\%$	PQA	-	65	_	mW
Signal-to-noise ratio at R <sub>L</sub> = 115 $\Omega$ ; V <sub>O</sub> = 600 mV; f = 0,5 to 11 kHz; 80 dB/octave cut-off filter	S/N	70	<del>-</del> .	_	dB



(1) If  $V_{CC2}$  is equal to  $V_{CC1}$  pin 16 can be connected to pin 1 and the capacitor to pin 16 can be omitted.

Fig. 4 Test circuit and typical application of the TDB1080. For  $f_i$  = 95 kHz  $\,$  R = 100 k $\Omega$  and C = 82 pF, for  $f_i$  = 250 kHz  $\,$  R = 33 k $\Omega$  and C = 47 pF.

# 13-BIT SERIES-PARALLEL CONVERTER

#### **GENERAL DESCRIPTION**

The TEA1017 is a bipolar integrated circuit intended to drive displays, triacs and relays and small stepper motors. The data is serially shifted into the device and is stored in 13 latches that drive the outputs.

#### **Features**

- TTL and CMOS compatible inputs
- Outputs drive load in both directions
- · Power-on reset makes outputs floating
- Wide supply voltage range

#### **QUICK REFERENCE DATA**

Supply voltage range	VCC		4,5 to 18	V
Output current, each output	IOL; -IOH	max.	80	mΑ
Clock frequency	<sup>f</sup> CLK	max.	50	kHz
Operating ambient temperature range	$T_{amb}$		0 to +80	oC

# **PACKAGE OUTLINE**

18-lead DIL; plastic (SOT-102H).




Fig. 1 Block diagram.

#### **FUNCTIONAL DESCRIPTION**

The control logic performs a key function in this device. It checks whether the input information has the correct format: a DLEN signal that has been HIGH during 14 clock pulses, and a DATA signal with its first bit LOW.

When the format is found to be correct, the 15th clock pulse makes the control logic generate a signal that loads the content of the first 13 bits of the shift register into 13 latches. These drive the output stages.

#### "Acknowledge" (pin 4)

After the 15th clock pulse an acknowledge signal drives the DATA pin to LOW. To use this information the DATA should be programmed HIGH and an open collector-device, or a series resistor should be used on the DATA-input. This signal is valid till the next clock pulse, LOW-to-HIGH transition, see Fig. 3.

#### Supply VCC (pin 7)

The supply current of the TEA1017 is regulated internally. This permits the circuit to be used over a very wide range of supply voltages, viz. 4,5 to 18 V, with little variation of supply current.

The circuit has a power-on reset arrangement that resets the circuit and sets the outputs to a high-impedance state. It requires a rise-time of the supply larger than 3 us/V.

#### DATA input (pin 4)

The circuit requires input information on the DATA input consisting of 14 bits, the first bit being LOW. This information should be synchronous with the clock pulse. Data is loaded into the shift register at HIGH-to-LOW transitions of the clock pulse.

#### Data line enable input DLEN (pin 5)

A HIGH level on the DLEN input enables the shift register. This HIGH level should have a duration of 14 clock pulses (see Fig. 3).

After the DLEN input has returned to LOW the subsequent (15th) clock pulse transfers the contents of the shift register to the latches and then to the outputs.

#### Clock input CLK (pin 6)

The shift register shifts at the HIGH-to-LOW transitions of the clock pulse. The clock signal may be a continuously running clock or a clock burst of 15 clock pulses.

#### Outputs Q1 to Q13

The outputs are capable of supplying a load current in both directions, i.e. they can drive a load to the supply  $(V_{CC})$  or to ground  $(V_{EE})$ .




Fig. 2 Pinning diagram.

#### **RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage	Vcc	max.	18 V
Input voltage range, all inputs	VI	-0,3 to V	CC +0,3 V
Output current, all outputs			
HIGH	−loH	max.	150 mA
LOW	lOL	max.	150 mA
Total power dissipation *	P <sub>tot</sub>	max.	1,4 W
Storage temperature range	$T_{stg}$	-40 1	to +150 °C
Operating ambient temperature range	$T_{amb}$	0 1	to + 80 °C

<sup>\*</sup> See Fig. 4.

# CHARACTERISTICS

 $V_{CC}$  = 4,5 to 18 V;  $V_{EE}$  = 0 V;  $T_{amb}$  = 25 °C unless otherwise specified

parameter	symbol	min.	typ.	max.	unit
Supply (pin 7)					
Supply current during normal operation, unloaded at V <sub>CC</sub> = 4,5 V at V <sub>CC</sub> = 18 V	Icc Icc	<u>-</u>	45 50	60 70	mA mA
during power-on blanking, unloaded at $V_{CC} = 4.5 V$ at $V_{CC} = 18 V$	Icc Icc	- -	1,5 5	2 7	mA mA
Supply voltage rise time to ensure power on reset		3	-	_	μs/V
Clock input CLK (pin 6)					
Input voltage HIGH LOW	VIH VIL	2 —	- -	_ 0,8	V V
Input current HIGH at V <sub>CLKH</sub> = 2 V LOW at V <sub>CLKL</sub> = 0,4 V	  -  -	<u>-</u>	_ _	10 10	μA μA
Clock pulse duration HIGH LOW	tWH tWL	8 10	_ _	_ _	μs μs
DATA input (pin 4)					
Input voltage HIGH LOW	VIH VIL	2 -	<u> </u>	_ 0,8	V V
Input current HIGH at $V_{IH} = 2 V$ LOW at $V_{IL} = 0.4 V$	  -	- -	_ _	10 10	μA μA
DATA input in sink current ACK = TRUE	<sup>I</sup> DACK	1	_	_	mA
Data line enable input DLEN (pin 5)					
Input voltage HIGH LOW	VIH VIL	2 -	_ _	0,8	V V
Input current HIGH at $V_{5-3} = 2 V$ LOW at $V_{5-3} = 0.4 V$		- -		10 10	μΑ μΑ

# CHARACTERISTICS (continued)

parameter	symbol	min.	typ.	max.	unit
Outputs Q1 to Q13					
Output voltage during normal operation HIGH at —I <sub>OH</sub> = 80 mA LOW at I <sub>OL</sub> = 80 mA	VOH VOL	V <sub>CC</sub> –1,5	_ _	_ 1	V
Output current during power-on reset HIGH LOW	−lон loг	<u> </u>	- -	10 10	μΑ μΑ
Rise and fall times: no maximum					
Minimum times as V <sub>CC</sub> = 4,5 volts (see Fig. 3)				-	
Set-up time ENABLE	tSUDL	2,8	_	_	μs
Hold time ENABLE	tHDL	5,0	. —	_	μs
Set-up time DATA	tSDA	0	_	_	μs
Hold time DATA	tHDA	2,8	_	_	μs
Set-up time LOAD	tSLO	1,4	_	_	μs
Pulse width LOW	twL	10	_	_	μs
Pulse width HIGH	twH	8	_	_	μs
Max. clock input frequency = 1/(tWH + tWL)	f <sub>max</sub>	_	_	50	kHz
Propagation delay clock to outputs		_	_	8,5	μs
acknowledge	<sup>t</sup> PCQ <sup>t</sup> PCA	_	_	6	μs
acknowledge release	tPCAR	_	_	6	μs




Fig. 3 Bus timing characteristics.




Fig. 4 Derating curve.

#### APPLICATION INFORMATION

- 1. From the buffer-capacitors C1 of the power supply the supply connections to the TEA1017 and the loads should be separated. An extra capacitor of 10  $\mu$ F with good high-frequency characteristics should be mounted across the V<sub>CC</sub> and V<sub>EE</sub> connections as close as possible to the TEA1017.
- 2. If no use is made of the acknowledge information it is advised to program the data-output from the controller to LOW during the time ACK is valid. To use the acknowledge information the data-output has to be programmed HIGH. When a push-pull controller device is used a series resistor has to be connected in the data-line between the controller and TEA1017.

The ACK may be sensed on the TEA1017-side of this resistor. See Fig. 5.

Note. ACK is removed from the data-line after the next LOW-to-HIGH transition of the clock-line with a maximum delay of 6  $\mu$ s. (tp<sub>CA</sub> maximum).




Fig. 5 TEA1017 with 3 loads to  $V_{CC}Q = 0$  and 3 loads to  $V_{EE}Q = 1$ .

# CONTROL CIRCUIT FOR SMPS

#### **GENERAL DESCRIPTION**

The TEA1039 is a bipolar integrated circuit intended for the control of a switched-mode power supply. Together with an external error amplifier and a voltage regulator (e.g. a regulator diode) it forms a complete control system. The circuit is capable of directly driving the SMPS power transistor in small SMPS systems.

#### **Features**

- Suited for frequency and duty factor regulation.
- Suited for flyback converters and forward converters.
- Wide frequency range.
- Adjustable input sensitivity.
- Adjustable minimum frequency or maximum duty factor limit.
- Adjustable overcurrent protection limit.
- Supply voltage out-of-range protection.
- Slow-start facility.

#### QUICK REFERENCE DATA

Supply voltage	$v_{CC}$	nom.	14 V
Supply current	<sup>1</sup> CC	max.	13 mA
Output pulse repetition frequency range	$f_0$	1 Hz to	100 kHz
Output current LOW	loL	max.	1 A
Operating ambient temperature range	$T_{amb}$	-25 to +	125 °C

#### **PACKAGE OUTLINE**

9-lead SIL; plastic (SOT-110B).




Fig. 1 Block diagram.

Control circuit for SMPS TEA1039




Fig. 2 Pinning diagram.

#### PINNING

1	СМ	overcurrent protection input
2	LIM	limit setting input
3	FB	feedback input
4	'RX	external resistor connection
5	CX	external capacitor connection
6	M	mode input
7	$V_{EE}$	common
8	Q	output
9	$v_{CC}$	positive supply connection

#### **FUNCTIONAL DESCRIPTION**

The TEA1039 produces pulses to drive the transistor in a switched-mode power supply. These pulses may be varied either in frequency (frequency regulation mode) or in width (duty factor regulation mode).

The usual arrangement is such that the transistor in the SMPS is ON when the output of the TEA1039 is HIGH, i.e. when the open-collector output transistor is OFF. The duty factor of the SMPS is the time that the output of the TEA1039 is HIGH divided by the pulse repetition time.

#### Supply V<sub>CC</sub> (pin 9)

The circuit is usually supplied from the SMPS that it regulates. It may be supplied either from its primary d.c. voltage or from its output voltage. In the latter case an auxiliary starting supply is necessary.

The circuit has an internal  $V_{CC}$  out-of-range protection. In the frequency regulation mode the oscillator is stopped; in the duty factor regulation mode the duty factor is made zero. When the supply voltage returns within its range, the circuit is started with the slow-start procedure.

When the circuit is supplied from the SMPS itself, the out-of-range protection also provides an effective protection against any interruption in the feedback loop.

#### Mode input M (pin 6)

The circuit works in the frequency regulation mode when the mode input M is connected to ground (VEE, pin 7). In this mode the circuit produces output pulses of a constant width but with a variable pulse repetition time.

The circuit works in the duty factor regulation mode when the mode input M is left open. In this mode the circuit produces output pulses with a variable width but with a constant pulse repetition time.

#### FUNCTIONAL DESCRIPTION (continued)

#### Oscillator resistor and capacitor connections RX and CX (pins 4 and 5)

The output pulse repetition frequency is set by an oscillator whose frequency is determined by an external capacitor C5 connected between the CX connection (pin 5) and ground (V<sub>EE</sub>, pin 7), and an external resistor R4 connected between the RX connection (pin 4) and ground. The capacitor C5 is charged by an internal current source, whose current level is determined by the resistor R4. In the frequency regulation mode these two external components determine the minimum frequency; in the duty factor regulation mode they determine the working frequency (see Fig. 4). The output pulse repetition frequency varies less than 1% with the supply voltage over the supply voltage range.

In the frequency regulation mode the output is LOW from the start of the cycle until the voltage on the capacitor reaches 2 V. The capacitor is further charged until its voltage reaches the voltage on either the feedback input FB or the limit setting input LIM, provided it has exceeded 2,2 V. As soon as the capacitor voltage reaches 5,9 V the capacitor is discharged rapidly to 1,3 V and a new cycle is initiated (see Figs 5 and 6).

For voltages on the FB and LIM inputs lower than 2,2 V, the capacitor is charged until this voltage is reached; this sets an internal maximum frequency limit.

In the duty factor regulation mode the capacitor is charged from 1,3 V to 5,9 V and discharged again at a constant rate. The output is HIGH until the voltage on the capacitor exceeds the voltage on the feedback input FB; it becomes HIGH again after discharge of the capacitor (see Figs 7 and 8). An internal maximum limit is set to the duty factor of the SMPS by the discharging time of the capacitor.

#### Feedback input FB (pin 3)

The feedback input compares the input current with an internal current source whose current level is set by the external resistor R4. In the frequency regulation mode, the higher the voltage on the FB input, the longer the external capacitor C5 is charged, and the lower the frequency will be. In the duty factor regulation mode external capacitor C5 is charged and discharged at a constant rate, the voltage on the FB input now determines the moment that the output will become LOW. The higher the voltage on the FB input, the longer the output remains HIGH, and the higher the duty factor of the SMPS.

#### Limit setting input LIM (pin 2)

In the frequency regulation mode this input sets the minimum frequency, in the duty factor regulation mode it sets the maximum duty factor of the SMPS. The limit is set by an external resistor R2 connected from the LIM input to ground (pin 7) and by an internal current source, whose current level is determined by external resistor R4.

A slow-start procedure is obtained by connecting a capacitor between the LIM input and ground. In the frequency regulation mode the frequency slowly decreases from  $f_{max}$  to the working frequency. In the duty factor regulation mode the duty factor slowly increases from zero to the working duty factor.

#### Overcurrent protection input CM (pin 1)

A voltage on the CM input exceeding 0,37 V causes an immediate termination of the output pulse. In the duty factor regulation mode the circuit starts again with the slow-start procedure.

#### Output Q (pin 8)

The output is an open-collector n-p-n transistor, only capable of sinking current. It requires an external resistor to drive an n-p-n transistor in the SMPS (see Figs 9 and 10).

The output is protected by two diodes, one to ground and one to the supply.

At high output currents the dissipation in the output transistor may necessitate a heatsink. See the power derating curve (Fig. 3).

# RATINGS

Limiting values in accordance with the Absolute Maximum System (IE	C 134)			
Supply voltage range, voltage source	$v_{CC}$	-0,3 to	+20	٧
Supply current range, current source	Icc	-30 to	+30	mΑ
Input voltage range, all inputs	$v_1$	-0,3 to	+6	V
Input current range, all inputs	H	-5 to	+5	mΑ
Output voltage range	V <sub>8-7</sub>	-0,3 to	+ 20	٧
Output current range output transistor ON	l <sub>8</sub>	0 to	1	Α
output transistor OFF	۱ <sub>8</sub>	-100 to	+ 50	mΑ
Storage temperature range	T <sub>stg</sub>	-55 to	+ 150	οС
Operating ambient temperature range (see Fig. 3)	T <sub>amb</sub>	-25 to	+ 125	оС
Power dissipation (see Fig. 3)	$P_{tot}$	ma	x. 2	W




Fig. 3 Power derating curve.

# **CHARACTERISTICS**

 $V_{CC}$  = 14 V;  $T_{amb}$  = 25 °C unless otherwise specified

	symbol	min.	typ.	max.	unit
Supply V <sub>CC</sub> (pin 9)					
Supply voltage, operating	v <sub>cc</sub>	11	14	20	V
Supply current	·				
at V <sub>CC</sub> = 11 V	<sup>1</sup> CC	-	7,5	11	mΑ
at $V_{CC}$ = 20 $V$	¹cc		9	12	mA
variation with temperature	$\frac{\Delta I_{CC}/I_{CC}}{\Delta T}$	_	-0,3	, <b>–</b>	%/K
Supply voltage, internally limited					
at $I_{CC} = 30 \text{ mA}$	Vcc	23,5	_	28,5	V
variation with temperature	$\Delta V_{CC}/\Delta T$	_	18	_	mV/K
Low supply threshold voltage	VCCmin	9	10	11	V
variation with temperature	$\Delta V_{CC}/\Delta T$	_	<b>–</b> 5	_	mV/K
High supply threshold voltage	V <sub>CCmax</sub>	21	23	24,6	V
variation with temperature	$\Delta V_{CC}/\Delta T$	_	10	-	mV/K
Feedback input FB (pin 3)					
Input voltage for duty factor = 0; M input open	V <sub>3-7</sub>	0	_	0,3	V
Internal reference current	-IFB	_	0,5 I <sub>R</sub>	x –	mΑ
Internal resistor R <sub>g</sub>	R <sub>g</sub>	_	130	` –	kΩ
Limit setting input LIM (pin 2)					
Threshold voltage	V <sub>2-7</sub>	_	1	-	V
Internal reference current	-ILIM	_	0,25 I <sub>RX</sub>		mA
Overcurrent protection input CM (pin 1)					
Threshold voltage	V <sub>1-7</sub>	300	370	420	mV
variation with temperature	$\Delta V_{1-7}/\Delta T$	_	0,2	_	mV/K
Propagation delay, CM input to output	tPHL	_	500	-	ns

	symbol	min.	typ.	max.	unit
Oscillator connections RX and CX (pins 4 and 5)					
Voltage at RX connection at $-I_4 = 0,15$ to 1 mA variation with temperature	V <sub>4-7</sub> ΔV <sub>4-7</sub> /ΔΤ	6,2 —	7,2 2,1	8,1	V mV/K
Lower sawtooth level	V <sub>LS</sub>		1,3		V
Threshold voltage for output H to L transition in F mode	V <sub>FT</sub>	_	2	_	V
Threshold voltage for maximum frequency in F mode	V <sub>FM</sub>		2,2	_	V
Higher sawtooth level	VHS	_	5,9	-	V
Internal capacitor charging current, CX connection	-I <sub>CX</sub>		0,251 <sub>R</sub>	x -	mA
Oscillator frequency (output pulse repetition frequency)	fo	1	_	10 <sup>5</sup>	Hz
Minimum frequency in F mode, initial deviation	Δf/f	-10		10	%
variation with temperature	$\frac{\Delta f/f}{\Delta T}$		0,034		%/K
Maximum frequency in F mode, initial deviation	$\Delta f/f$	-20	_	+ 20	%
variation with temperature	$\frac{\Delta f/f}{\Delta T}$		-0,16		%/K
Output LOW time in F mode, initial deviation	Δt/t	-25	_	+ 25	%
variation with temperature	$\frac{\Delta t/t}{\Delta T}$	_	0,2		%/K
Pulse repetition frequency in D mode, initial deviation	$\Delta f/f$	-10	_	10	%
variation with temperature	$\frac{\Delta f/f}{\Delta T}$	_	0,034	-	%/K
Minimum output LOW time in D mode at $C_5 = 3.6 \text{ nF}$	<sup>t</sup> OLmin		1		μς
variation with temperature	$\frac{\Delta t/t}{\Delta T}$	Manual	0,2		%/K
Output Q (pin 8)					
Output voltage LOW at I <sub>8</sub> = 100 mA	V <sub>8-7</sub>		0,8	1,2	V
variation with temperature	$\Delta V_{8-7}/\Delta T$	-	1,5		mV/K
Output voltage LOW at I <sub>8</sub> = 1 A	V <sub>8-7</sub>		1,7	2,1	V
variation with temperature	$\Delta V_{8-7}/\Delta T$	_	-1,4	_	mV/K




Fig. 4 Minimum pulse repetition frequency in the frequency regulation mode, and working pulse repetition frequency in the duty factor regulation mode, as a function of external resistor R4 connected between RX and ground with external capacitor C5 connected between CX and ground as a parameter.




Fig. 5 Timing diagram for the frequency regulation mode showing the voltage on external capacitor C5 connected between CX and ground and the output voltage as a function of time for three combinations of input signals. a: The voltages on inputs FB or LIM are between 2,2 V and 5,9 V. The circuit is in its normal regulation mode. b: The voltage on input FB or input LIM is lower than 2,2 V. The circuit works at its maximum frequency. c: The voltages on inputs FB and LIM are higher than 5,9 V. The circuit works at its minimum frequency.




Fig. 6 Minimum output pulse repetition time  $T_{min}$  (curves a) and minimum output LOW time  $t_{OLmin}$  (curves b) in the frequency regulation mode as a function of external resistor R4 connected between RX and ground with external capacitor C5 connected between CX and ground as a parameter.




Fig. 7 Timing diagram for the duty factor regulation mode showing the voltage on external capacitor C5 connected between CX and ground and the output voltage as a function of time for two combinations of input signals. a: The voltages on inputs FB or LIM are below 5,9 V. The circuit is in its normal regulation range. b: The voltages on inputs FB and LIM are higher than 5,9 V. The circuit produces its minimum output LOW time, giving the maximum duty factor of the SMPS.




Fig. 8 Minimum output LOW time  $t_{OLmin}$  in the duty factor regulation mode as a function of external capacitor C5 connected between CX and ground. In this mode the minimum output LOW time is independent of R4 for values of R4 between 4 k $\Omega$  and 80 k $\Omega$ .




Fig. 9 Typical application of the TEA1039 in a variable-frequency flyback converter switched-mode power supply. An optocoupler CNX62 is used for voltage separation.

# APPLICATION INFORMATION SUPPLIED ON REQUEST




Fig. 10 Typical application of the TEA1039 in a fixed-frequency, variable duty factor forward converter switched-mode power supply. An optocoupler CNX62 is used for voltage separation.

# APPLICATION INFORMATION SUPPLIED ON REQUEST

This data sheet contains advance information and specifications are subject to change without notice.

# CODED LOCKING CIRCUIT FOR SECURITY SYSTEMS

#### **GENERAL DESCRIPTION**

The TEA5500 is a coder/decoder circuit, for security systems. The system has the ability to transmit a complex code between a coding and decoding unit by infrared radiation. The device can operate as a coder or decoder depending on the external circuitry connected to the data input. The code is made by the 10 input pins E1 to E10 by connecting them either to ground (LOW) or to the positive supply (HIGH), or leaving them floating ( $\infty$ ). This allows  $3^{10}$ –2 combinations. Two combinations are prohibited; E1 to E10 = HIGH and E1 to E9 = HIGH, E10 = LOW.

#### Coding

In coding mode the data input is connected to Vp and both outputs (S1, S2) are connected to a pnp output transistor which drives an infrared radiation emitting diode.

After every start the coder completes three coding runs then stops automatically.

#### Decoding

In decoding mode an infrared sensitive diode is connected to the data input via an amplifier. If the input data is recognized, one of the outputs is activated for a predetermined time after which the following start will activate the other output.

If the input data is not recognized, neither of the outputs are activated and after the third coding run is completed the data input of the decoder is temporarily closed.

#### **QUICK REFERENCE DATA**

parameter	conditions	symbol	min.	typ.	max.	unit
Supply voltage (pin 16) Supply current (pin 16)	V <sub>P</sub> = 4.5 V	V <sub>P</sub>	3.0 1.8	4.5 2.5	6.5 3.2	V mA
Operating ambient temperature range	•	T <sub>amb</sub>	-40	· <u> </u>	+ 80	°C
Storage temperature range		T <sub>stg</sub>	-50	_	+ 150	°C
Total power dissipation		P <sub>tot</sub>	_	_	500	mW

# **PACKAGE OUTLINE**

16-lead DIL; plastic SOT-38).




Fig. 1 Block diagram.

# **PINNING**

#### Pin functions

pin	mnemonic	d	escription
1	GND	n	egative supply voltage or ground
2	Cosc	О	scillator capacitor
3	S2	0	utput 2
4	S1	0	utput 1
5	E10	)	
6	E9		
7	E8		
8	E7		
9	E6		adina innuta
10	E5	}	oding inputs
11	E4		
12	E3		
13	E2		
14	E1	)	
15	DATA	d	ata input
16	$V_{P}$	р	ositive supply voltage




Fig. 2 Pinning diagram.

# **RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

parameter	symbol	min.	max.	unit
Supply voltage (pin 16)	V <sub>P</sub>	_	7	V
Supply current (pin 16)	IР	0	50	mA
Input voltage (pins 2 and 5 to 15)	$V_{I}$	-0.3	Vp + 0.3	V
Output voltage (pins 3 and 4)	v <sub>o</sub>	-0.3	16	V
Total power dissipation	P <sub>tot</sub>	_	500	mW
Storage temperature range	T <sub>stg</sub>	-50	+ 150	°C
Operating ambient temperature range	T <sub>amb</sub>	-40	+ 80	°C

# THERMAL RESISTANCE

From junction to ambient

$$R_{th j-a} = 125 \text{ K/W}$$

# **CHARACTERISTICS**


 $T_{amb}$  = 25  $^{o}$ C; voltages with respect to pin 1; unless otherwise specified

parameter	conditions	symbol	min.	typ.	max.	unit
Supply						
Supply voltage (pin 16)		V <sub>P</sub>	3	4.5	6.5	V
Supply current	V <sub>P</sub> = 4.5 V	IР	1.8	2.5	3.2	mA
Output current (pins 3 and 4)	Vp = 4.5 V	10	25	_	_	mA
Inputs E1 to E10						
Input voltage HIGH		$v_{IH}$	V <sub>P</sub> -0.3	-	_	V
Input voltage LOW		VIL	_	_	0.3	V
Input voltage floating		VIFL	1	_	V <sub>P</sub> –1	V
Input current HIGH		ЧН	3	4.5	8	μΑ
Input current LOW		1 <sub>1</sub> L	-4.5	-7.5	-10	μΑ
Input current floating		IFL	ļ . <del>-</del>	_	2	μΑ
Data input						
Input voltage						
for decoding mode HIGH		V <sub>dc</sub>	V <sub>P</sub> -0.6	VP	V <sub>P</sub> + 0.3	\ \ \
for decoding mode LOW		$V_{dd}$	_	_	0.5	V
Input current						
in coding mode	-	ldc	9.5	14	18.5	μΑ
in decoding mode HIGH	V <sub>P</sub> = 4.5 V	l <sub>ddH</sub>	_	_	2	μΑ
in decoding mode LOW	Vp = 4.5 V	lddL	-9.5	-14	-18.5	μΑ
Minimum pulse width of DATA			_			
input signal		<sup>τ</sup> dp	2	_		μs

parameter	conditions	symbol	min.	typ.	max.	unit
Oscillator characteristics	V <sub>P</sub> = 4.5 V					
Switching voltage thresholds high level		V <sub>th</sub>	3.10	3.32	3.50	V
low level		v <sub>tl</sub>	0.65	0.71	0.90	V
Input current after switching high level		I <sub>th</sub>	27	36	45	μΑ
after switching low level		¹tl	-6.7	_ <del>9</del>	-11.3	μΑ
Ratio I <sub>th</sub> /I <sub>tl</sub>		Δl <sub>osc</sub>	3	4	5	
Duration of oscillator pulse in coding mode	note 1	$\tau_{C}$	10	0.4·C <sub>osc</sub> (pF)	_	μs
in decoding mode		$ au_{d}$	3·τ <sub>c</sub>		5•τ <sub>C</sub>	μs
Oscillator capacitor in coding mode	notes 1 and 2	Cosc	56	_	_	pF
Influence of temperature on duration of oscillator pulse		$\frac{\Delta \tau_{\rm C}/\tau_{\rm C}}{\Delta {\sf T}}$	_	0.002		o <sub>C</sub> -1
Influence of supply voltage on duration of oscillator pulse		$\frac{\Delta \tau_{\rm C}/\tau_{\rm C}}{\Delta V_{\rm P}}$	_	_	0.16	V-1
Zener diode voltage across supply		V <sub>z</sub>	6	_	8	v

# Notes to the oscillator characteristics

- 1. Minimum value coder capacitor must provide minimum pulse width of DATA pulse  $au_{
  m dp}$  (= 1/5  $au_{
  m c}$ ).
- 2. Ratio coder/decoder capacitor 1:3.



coding E1 E2 E3 ---- E8 E9 E10  $\infty$  L H decoding E10 E9 E8 ---- E3 E2 E1 L  $\infty$  H

E	Α	В	٥A	QΒ	
L	1	0	0	1	
∞	0	1	1	0	
н	1	, 1	0	0	

example

coding E1 = L E1 = H E3 = 
$$\infty$$
 E7 = H ---- E9 = L E10 =  $\infty$  decoding E10 =  $\infty$  E9 = H E8 = L E7 = H ---- E2 =  $\infty$  E1 = L

Fig. 3 Coding diagram.

# **DEVELOPMENT DATA**

TIMING




Fig. 4 Timing diagram of TEA5500.

#### APPLICATION INFORMATION




Fig. 5 Application diagram; coding mode.






Fig. 6 Application diagram; decoding mode.

PACKAGE INFORMATION
Package outlines
Soldering

# 16-LEAD DUAL IN-LINE; PLASTIC (SOT38)




# 16-LEAD DUAL IN-LINE; PLASTIC (SOT38A)




# Package outlines


# 16-LEAD DUAL IN-LINE; CERAMIC (CERDIP) (SOT74)




# 8-LEAD MINI-PACK; PLASTIC (SO8; SOT96A)



## 8-LEAD DUAL IN-LINE; PLASTIC (SOT97)




## 18-LEAD DUAL IN-LINE; PLASTIC (SOT102H, K, M, PG, RE)




# Package outlines

## 16-LEAD MINI-PACK; PLASTIC (SO16; SOT109A)



## 9-LEAD SINGLE IN-LINE; PLASTIC (SOT110B)



#### SOLDERING PLASTIC MINI-PACKS

#### 1. By hand-held soldering iron or pulse-heated solder tool

Fix the component by first soldering two, diagonally opposite end leads. Apply the heating tool to the flat part of the lead only. Contact time must be limited to 10 seconds at up to 300 °C. When using proper tools, all other leads can be soldered in one operation within 2 to 5 seconds at between 270 and 320 °C. (Pulse-heated soldering is not recommended for SO packages).

For pulse-heated solder tool (resistance) soldering of VSO packages, solder is applied to substrate by dipping or by an extra thick tin/lead plating before package placement.

#### 2. By wave

During placement and before soldering, the component must be fixed with a droplet of adhesive. After curing the adhesive, the component can be soldered. The adhesive can be applied by screen printing, pin transfer or syringe dispensing.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder bath is 10 seconds, if allowed to cool to less than 150 °C within 6 seconds. Typical dwell time is 4 seconds at 250 °C.

#### 3. By solder paste reflow

Reflow soldering requires the solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the substrate by screen printing, stencilling or pressure-syringe dispensing before device placement. Several techniques exist for reflowing, for example, thermal conduction by heated belt, infrared, and vapour-phase reflow. Dwell times vary between 50 and 300 seconds according to method. Typical reflow temperatures range from 215 to 250 °C.

Pre-heating is necessary to dry paste and evaporate binding agent.

Pre-heating duration: 45 minutes at 45 °C.

#### 4. Repairing soldered joints

The same precaution and limits apply as in (1) above.

#### SOLDERING PLASTIC DUAL IN-LINE PACKAGES

#### 1. By hand

Apply the soldering iron below the seating plane (or not more than 2 mm above it). If its temperature is below 300 °C it must not be in contact for more than 10 seconds; if between 300 and 400 °C, for not more than 5 seconds.

#### 2. By dip or wave

The maximum permissible temperature of the solder is 260 °C; this temperature must not be in contact with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified storage maximum. If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

#### 3. Repairing soldered joints

The same precautions and limits apply as in (1) above.







## DATA HANDBOOK SYSTEM

Our Data Handbook System comprises more than 60 books with specifications on electronic components, subassemblies and materials. It is made up of four series of handbooks:

**ELECTRON TUBES** 

BLUE

**SEMICONDUCTORS** 

**RED** 

INTEGRATED CIRCUITS

**PURPLE** 

COMPONENTS AND MATERIALS

**GREEN** 

The contents of each series are listed on pages iv to vii.

The data handbooks contain all pertinent data available at the time of publication, and each is revised and reissued periodically.

When ratings or specifications differ from those published in the preceding edition they are indicated with arrows in the page margin. Where application information is given it is advisory and does not form part of the product specification.

Condensed data on the preferred products of Philips Electronic Components and Materials Division is given in our Preferred Type Range catalogue (issued annually).

Information on current Data Handbooks and on how to obtain a subscription for future issues is available from any of the Organizations listed on the back cover.

Product specialists are at your service and enquiries will be answered promptly.

# **ELECTRON TUBES (BLUE SERIES)**

The blue series of data handbooks comprises:

1.1	Lubes for r.t. neating
T2a	Transmitting tubes for communications, glass types
T2b	Transmitting tubes for communications, ceramic types
Т3	Klystrons
T4	Magnetrons for microwave heating
T5	Cathode-ray tubes Instrument tubes, monitor and display tubes, C.R. tubes for special applications
Т6	Geiger-Müller tubes
Т8	Colour display systems Colour TV picture tubes, colour data graphic display tube assemblies, deflection units
Т9	Photo and electron multipliers
T10	Plumbicon camera tubes and accessories
T11	Microwave semiconductors and components
T12	Vidicon and Newvicon camera tubes
T13	Image intensifiers and infrared detectors
T15	Dry reed switches
T16	Monochrome tubes and deflection units  Black and white TV picture tubes, monochrome data graphic display tubes, deflection units

# SEMICONDUCTORS (RED SERIES)

The red series of data handbooks comprises:

S1	<b>Diodes</b> Small-signal silicon diodes, voltage regulator diodes (< 1,5 W), voltage reference diodes tuner diodes, rectifier diodes
S2a	Power diodes
S2b	Thyristors and triacs
<b>S3</b>	Small-signal transistors
S4a	Low-frequency power transistors and hybrid modules
S4b	High-voltage and switching power transistors
<b>S5</b>	Field-effect transistors
<b>S6</b>	R.F. power transistors and modules
<b>S7</b>	Surface mounted semiconductors
S8a	Light-emitting diodes
S8b	Devices for optoelectronics Optocouplers, photosensitive diodes and transistors, infrared light-emitting diodes and infrared sensitive devices, laser and fibre-optic components
S9	PowerMos transistors
S10	Wideband transistors and wideband hybrid IC modules
S11	Microwave transistors
S12	Surface acoustic wave devices
S13	Semiconductor sensors
S14	Liquid Crystal Displays

# INTEGRATED CIRCUITS (PURPLE SERIES)

The purple series of handbooks comprises:

**IC01** Radio, audio and associated systems

Bipolar, MOS

IC02a/b Video and associated systems

Bipolar, MOS

Integrated circuits for telephony **IC03** 

Bipolar, MOS

**IC04 HE4000B** logic family

**CMOS** 

IC05N HE4000B logic family - uncased ICs

**CMOS** 

High-speed CMOS; PC74HC/HCT/HCU IC06N

Logic family

**IC08** ECL 10K and 100K logic families

IC09N TTL logic series

**IC10 Memories** 

MOS, TTL, ECL

**Linear Products** 

IC11 **Linear Products** 

Supplement to IC11

IC12

1<sup>2</sup>C-bus compatible ICs

**IC13** Semi-custom

Programmable Logic Devices (PLD)

**IC14** Microcontrollers and peripherals

Bipolar, MOS

IC15 **FAST TTL logic series** 

CMOS integrated circuits for clocks and watches **IC16** 

Integrated Services Digital Networks (ISDN) **IC17** 

not yet issued

**IC18** Microprocessors and peripherals

# COMPONENTS AND MATERIALS (GREEN SERIES)

The green series of data handbooks comprises:

C2	Television tuners, coaxial aerial input assemblies
C3	Loudspeakers
C4	Ferroxcube potcores, square cores and cross cores
C5	Ferroxcube for power, audio/video and accelerators
C6	Synchronous motors and gearboxes
C7	Variable capacitors
C8	Variable mains transformers
C9	Piezoelectric quartz devices
C11	Varistors, thermistors and sensors
C12	Potentiometers, encoders and switches
C13	Fixed resistors
C14	Electrolytic and solid capacitors
C15	Ceramic capacitors
C16	Permanent magnet materials
C17	Stepping motors and associated electronics
C18	Direct current motors
C19	Piezoelectric ceramics
C20	Wire-wound components for TVs and monitors
C22	Film capacitors

# Electronic components and materials for professional, industrial and consumer uses from the world-wide Philips Group of Companies

Argentina: PHILIPS ARGENTINA S.A., Div. Elcoma, Vedia 3892, 1430 BUENOS AIRES, Tel. (01) 541 - 7141 to 7747.

Australia: PHILIPS INDUSTRIES LTD., Elcoma Division, 11 Waltham Street, ARTARMON, N.S.W. 2064, Tel. (02) 439 3322.

Austria: ÖSTERREICHISCHE PHILIPS INDUSTRIE G.m.b.H., UB Bauelemente, Triester Str. 64, 1101 WIEN, Tel. (0222) 60 101-820.

Belgium: N.V. PHILIPS PROF. SYSTEMS – Elcoma Div., 80 Rue Des Deux Gares, B-1070 BRUXELLES, Tel. (02) 52 56 111.

Brazil: CONSTANTA-IBRAPE; (Active Devices): Av. Brigadeiro Faria Lima, 1735-SAO PAULO-SP. Tel. (011) 211-2600.

CONSTANTA-IBRAPE; (Passive Devices & Materials): Av. Francisco Monteiro, 702 – RIBEIRAO PIRES-SP, Tel. (011) 459-8211.

Canada: PHILIPS ELECTRONICS LTD., Elcoma Division, 601 Milner Ave., SCARBOROUGH, Ontario, M1B 1M8, Tel. (416) 292-5161.

Chile: PHILIPS CHILENA S.A., Av. Santa Maria 0760, SANTIAGO, Tel. (02) 773816.

Colombia: IND. PHILIPS DE COLOMBIA S.A., c/o IPRELENSO LTD., Cra. 21, No. 56-17, BOGOTA, D.E., Tel. (01) 2497624.

Denmark: MINIWATT A/S, Strandlodsvej 2, P.O. Box 1919, DK 2300 COPENHAGEN S, Tel. (01) 54 11 33.

Finland: OY PHILIPS AB, Elcoma Division, Kaivokatu 8, SF-00100 HELSINKI 10, Tel. (90) 1 72 71,

France: RTC-COMPELEC, 117 Quai du Président Roosevelt, 92134 ISSY-LES-MOULINEAUX Cedex, Tel. (01) 40 93 80 00.

Germany (Fed. Republic): VALVO, UB Bauelemente der Philips G.m.b.H., Valvo Haus, Burchardstrasse 19, D-2 HAMBURG 1, Tel. (040) 3296-0.

Greece: PHILIPS HELLENIQUE S.A., Elcoma Division, No. 15, 25th March Street, GR 17778 TAVROS, Tel. (01) 4894 339/4894 911.

Hong Kong: PHILIPS HONG KONG LTD., Elcoma Div., 15/F Philips Ind. Bldg., 24-28 Kung Yip St., KWAI CHUNG, Tel. (0)-2451 21.

India: PEICO ELECTRONICS & ELECTRICALS LTD., Elcoma Dept., Band Box Building, 254-D Dr. Annie Besant Rd., BOMBAY – 400 025, Tel. (022) 4930311/4930590.

Indonesia: P.T. PHILIPS-RALIN ELECTRONICS, Elcoma Div., Setiabudi II Building, 6th Fl., Jalan H.R. Rasuna Said (P.O. Box 223/KBY) Kuningan, JAKARTA 12910, Tel. (021) 51 7995.

Ireland: PHILIPS ELECTRICAL (IRELAND) LTD., Elcoma Division, Newstead, Clonskeagh, DUBLIN 14, Tel. (01) 69 33 55.

Italy: PHILIPS S.p.A., Div. Componenti Elcoma, Piazza IV Novembre 3, I-20124 MILANO, Tel. (02) 6752.1.

Japan: NIHON PHILIPS CORP., Shuwa Shinagawa Bldg., 26-33 Takanawa 3-chome, Minato-ku, TOKYO (108), Tel. (03) 448-5611.
(IC Products) SIGNETICS JAPAN LTD., 8-7 Sanbancho Chiyoda-ku, TOKYO 102, Tel. (03) 230-1521.

Korea (Republic of): PHILIPS ELECTRONICS (KOREA) LTD., Elcoma Div., Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. (02) 794-5011.

Malaysia: PHILIPS MALAYSIA SDN BHD, Elcoma Div., 345 Jalan Gelugor, 11700 PULAU PINANG, Tel. (04) 87 00 44,

Mexico: ELECTRONICA, S.A de C.V., Carr. México-Toluca km. 62.5, TOLUCA, Edo. de México 50140, Tel. Toluca 91 (721) 613-00.

Netherlands: PHILIPS NEDERLAND, Marktgroep Elonco, Postbus 90050, 5600 PB EINDHOVEN, Tel. (040) 783749.

New Zealand: PHILIPS NEW ZEALAND LTD., Elcoma Division, 110 Mt. Eden Road, C.P.O. Box 1041, AUCKLAND, Tel. (09) 605-914.

Norway: NORSK A/S PHILIPS, Electronica Dept., Sandstuveien 70, OSLO 6, Tel. (02) 68 02 00.

Pakistan: PHILIPS ELECTRICAL CO. OF PAKISTAN LTD., Philips Markaz, M.A. Jinnah Rd., KARACHI-3, Tel. (021) 725772.

Peru: CADESA, Av. Pardo y Aliaga No. 695, 6th Floor, San Isidro, LIMA 27, Tel. (014) 707080.

Philippines: PHILIPS INDUSTRIAL DEV. INC., 2246 Pasong Tamo, P.O. Box 911, Makati Comm. Centre, MAKATI-RIZAL 3116, Tel. (02) 86 89 51 to 59.

Portugal: PHILIPS PORTUGUESA S.A.R.L., Av. Eng. Duarte Pacheco 6, 1009 LISBOA Codex, Tel. (019) 683121.

Singapore: PHILIPS PROJECT DEV. (Singapore) PTE LTD., Elcoma Div., Lorong 1, Toa Payoh, SINGAPORE 1231, Tel. 35 02 000.

South Africa: S.A. PHILIPS (Pty) LTD., EDAC Div., 3rd Floor Rainer House, Upper Railway Rd. & Ove St., New Doornfontein, JOHANNESBURG 2001, Tel. (011) 402-4600/07.

Spain: MINIWATT S.A., Balmes 22, 08007 BARCELONA, Tel. (03) 301 63 12.

Sweden: PHILIPS KOMPONENTER A.B., Lidingövägen 50, S-11584 STOCKHOLM, Tel. (08) 7821 000.

Switzerland: PHILIPS A.G., Elcoma Dept., Allmendstrasse 140-142, CH-8027 ZÜRICH, Tel. (01) 488 22 11.

Taiwan: PHILIPS TAIWAN LTD., 150 Tun Hua North Road, P.O. Box 22978, TAIPEI, Taiwan, Tel. (02) 71 20 500.

Thailand: PHILIPS ELECTRICAL CO. OF THAILAND LTD., 283 Silom Road, P.O. Box 961, BANGKOK, Tel. (02) 233-6330-9.

Turkey: TÜRK PHILIPS TICARET A.S., Elcoma Department, Inönü Cad., No. 78-80, 80090 Ayazpasa ISTANBUL, Tel. (01) 1435910.

United Kingdom: MULLARD LTD., Mullard House, Torrington Place, LONDON WC1E 7HD, Tel. (01) 580 6633.

United States: (Active Devices & Materials) AMPEREX SALES CORP., Providence Pike, SLATERSVILLE; R.I. 02876, Tel. (401) 762-9000.

(Colour picture tubes – Monochrome & Colour display tubes) PHILIPS DISPLAY COMPONENTS, 50 Johnston St., SENECA FALLS, N.Y. 13148, Tel. (315) 568-5881.

(IC Products) SIGNETICS CORPORATION, 811 East Arques Avenue, SUNNYVALE, CA 94088-3409, Tel. (408) 991-2000.

(Passive & Electromech. Dev.) MEPCO/CENTRALAB, INC., 2001 West Blue Heron Blvd, RIVIERA BEACH, Flórida 33404, Tel. (305) 881-3200.

Uruguay: LUZILECTRON S.A., Avda Uruguay 1287, P.O. Box 907, MONTEVIDEO, Tel. (02) 98 53 95.

Venezuela: IND. VENEZOLANAS PHILIPS S.A., c/o MAGNETICA S.A., Calle 6, Ed. Las Tres Jotas, App. Post. 78117, CARACAS, Tel. (02) 2393931.

For all other countries apply to: Philips Components Division, International Business Relations, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Telex 35000 phtcnl

AS58

© Philips Export B.V. 1988

This information is furnished for guidance, and with no guarantee as to its accuracy or completeness; its publication conveys no licence under any patent or other right, nor does the publisher assume liability for any consequence of its use; specifications and availability of goods mentioned in it are subject to change without notice; it is not to be reproduced in any way, in whole or in part, without the written consent of the publisher.

Printed in The Netherlands 9398 156 40011